


#### JTAG 26-pin Header

NOTE: EARLY DESIGNS HAD PIN 26
GO TO DIO\_26, BUT ON ALL FUTURE
REVS THIS PIN CONNECTS TO 5V

#### FPGA with 5000 LUTs

XP2-5 has:
5K LUTS 2 PLLs
9 blocks of 1Kx18 Block RAM
12 18x18 Multipliers
100 I/O with 144 pin package
"instant ON" = about 1.5 mS

input PLL clock = 10 MHz min



Mode 1	Mode 2	Boots from
1	1	NAND Flash
1	0	SD Card
0	1	Off-board Flash
0	0	Off-board Flash

MODE1 and MODE2 states are latched when CPU\_RESET# is deasserted

#### Board ID bits

	Pin 54 (weak PU)	Pin 138 (weak PD)	Pin 71	Pin 37	Hex
TS-7500	1	1	1	1	F
TS-7550	1	1	0	1	В
WM-7551	0	0	1	1	С
TS-7552	1	0	1	1	D
TS-7553	1	0	0	1	9
TS-7554	0	0	0	1	8
TS-7555	0	1	0	1	Α
TS-4500	0	0	0	0	0

PROGRAM#, DONE, and INIT# are dedicated configuration pins when CFGO is low. When CFGO is high they are "general purpose I/O"

Page 4 of TN1141

Set CONFIG\_MODE to NONE
This allows all pins to be used


Pull-up and pull-down resistors are 6 to 30K ohms Page 37 of Data Sheet (Hot Socketing)

Power Supplies can be sequenced in any order but must be monotonic

All I/O lines are tri-stated during power cycling

Tech	nologic	System	าร	Date	Feb.	24,	201	0	
Title:	TS-75	53 FPG	A,	JTAG	Head	er			
Rev:		Designer	RL	.М	Sheet	2	of	7	

Console always is enabled	Use 680 ohm resist to GND to set low



UN-RESET rising edge, deasserts CPU Reset (Must be careful at start up) It has a PD resistor -- always keep low


EN\_SD\_POWER should initialize high


During JTAG Flash programming the PROGRAM# pin should be high else it can inhibit Flash --> SRAM

DONE likewise must be high
These do have weak PU resistors


#### Micro SD Card Socket

### 64 Mbyte DDR1 SDRAM





# 512 Mbyte NAND Flash



#### DDR RAM Notes


The DDR clock differential pair is the most critical trace on the entire board


The data lines in each byte lane can be swapped on the RAM chip for optimal layout Example: D0 and D5 can be swapped, but not D7 and D8

The trace length of each data line (in a single byte lane) and the respective QS and DM signals must be matched to within 2.5 mm

Address and Command signals can be grouped together, but must be isolated from data and M\_DSQ and M\_DM signals (by at least .5 mm)

Or run them on different layer







Technologic Systems Date Feb. 24, 2010


Title: TS-7553 RAM, RTC, Flash

Rev: Designer Sheet 3 of 7


## 3.3V Regulator









# FPGA Core 1.2V Reg.




# 2.5V Regulator



# 1.8V Regulator






Technologic	Systems	Date	Feb.	24,	2010
		-			


Title: TS-7553 Power Supplies

Rev: Designer RLM Sheet 4 of 7


#### USB Power Switch




# USB Host 0



#### USB Device Port




## POE Power option




Technologic Systems			Feb.	24,	20	10
Title: TS-75	53 USB,	POE	module			
Rev:	Designer		Sheet	5	of	7

### 5.0V Power Supply up to 2500 mA




#### Mini PCle Socket




J1-D

# Digi/MaxStream ZigBee Radio



Baud rates up to 230.4K supported


RTS# and DTR# are Inputs
that are needed for
reprogramming the Xbee




Technologic Systems Date Feb. 24, 2010

Title: TS-7553 5V Supply, Mini PCle, Xbee


Rev: Designer RLM Sheet 6 of 7



#### CAN Tranceiver



# Temp Sensor



Tec	hnol	logic	Systems	D	ate	Feb.	24,	2010
	<b>T</b> 0		0.014		0.4.4.		405	

Title: TS-7553 COM port, CAN, RS-485

Rev: Designer RLM Sheet 7 of 7