
Work station example

Download mobaXterm

- 下載mobaXterm
- https://mobaxterm.mobatek.net/download-home-edition.html


Login in the server



4. dicXXX (你的帳號)



Login in the server



預設密碼:dic 打密碼時不會顯示出來,直接按enter


Change Password

linux10 [dicta05/EXAMPLE]% passwd
Changing NIS account information for dicta05 on raid.
Please enter old password:

登入後輸入 passwd, 先輸入舊密碼, 再輸入新密碼以修改

Hspice example

Basic(1/2)



不會秀在.lis檔

包含在裡頭的檔案資訊

Basic(2/2)

```
param xvdd = 0.9
param xvss = 0
param wp = 64n
param wn = 64n
param cycle = 1n
param simtime = 5n
subckt inv in out vdd vss
m1 out in vdd vdd pmos w=wp l=32n
m2 out in vss vss nmos w=wn l=32n
                                    (呼叫mos的方式: m?? D G S B pmos/nmos w=? l=?)
xinv 1 input output vdd vss inv
cload output vss 5f
                                   → 建立主電路(呼叫子電路用x開頭;呼叫電容用c開頭)
     Power declaration
        · vdd ·
vvdd
                     xvdd
                                  DC電壓源
VVSS
         VSS
                     xvss
                                                                      呼叫電壓源用v開頭
     Input declaration
                                                                     pulse電壓源
                     pulse(xvdd 0 1n 0.1n 0.1n 'cycle*0.45' cycle)
vin-
        ·input
```


NCTU EE

National Chiao Tung University

DC Analysis

```
.option accurate
   .option post
   .TEMP 25.0
    .protect
   .lib '../bulk_32nm.l'TT
    .unprotect
    .param xvdd = 0.9
   .param xvss = 0
    .param wp = 64n
   param wn = 64n
    .param cycle = 1n
   .param simtime = 5n
   .subckt inv in out vdd vss
   m1 out in vdd vdd pmos w=wp l=32n
   m2 out in vss vss nmos w=wn l=32n
37 xinv 1 input output vdd vss inv
38 cload output vss 5f
```

對vin電壓源從0v到0.9v以step=0.01v做DC分析 (sweep wp變數,從wp=100n開始,每step=100n 重複模擬一次到wp=1000n)




Transient Analysis

```
.option accurate
  .option post
  .TEMP 25.0
   .protect
   .lib '../bulk_32nm.l'TT
   .unprotect
   .param xvdd = 0.9
  .param xvss = 0
   .param wp = 64n
   .param wn = 64n
   .param cycle = 1n
   .param simtime = 5n
   .subckt inv in out vdd vss
   m1 out in vdd vdd pmos w=wp l=32n
   m2 out in vss vss nmos w=wn l=32n
37 xinv 1 input output vdd vss inv
38 cload output vss 5f
```

以1ps的間隔模擬總共simtime的時間做暫態分析 (sweep wp變數,從wp=64n開始每step=64n重複做一次模擬

到wp=384n)



執行模擬指令

```
ee05 [dicta01/example_1]%
ee05 [dicta01/example_1]% hspice -i example_dc.sp

example_dc.ic0
example_dc.sw0
```

```
example_dc.ic0
example_dc.sw0
example_dc.pa0
example_dc.st0
example_tran.tr0
example_tran.ic0@0
example_tran.ic0
example_tran.st0
example_tran.st0
example_tran.sp
example_dc.sp
```

```
ee05 [dicta01/example_1]%
```

不會輸出.lis檔案(但會顯示在螢幕上)

```
linux15 [dicta02/example]%
linux15 [dicta02/example]%
linux15 [dicta02/example]%
linux15 [dicta02/example]% wv &
```

or

Thanks for your attention!