


Digital Integrated Circuits


#Home work 1 2024.03.06 (Due:03.13 15:30; in the class)

/* Using 32 nm CMOS devices with $V_{DD}=0.9\text{ V}$, $W_{min}=64\text{ nm}$, $L_{min}=32\text{ nm}$ with resolution of 1nm; there are three kinds of V_t : High V_t , medium V_t and low V_t CMOS*/

- (1) MOS and Inverter with medium threshold voltages (30%)
 - a) Run SPICE to draw the I-V DC curves for PMOS and NMOS with minimum feature size.
 - b) Keep L equal L_{min} , design the W of each transistor (**in table form**) using medium V_t such that the logic threshold of inverter is at $0.5 V_{DD}$. Discuss your design procedures and the way you choose your MOS dimensions.
 - c) Run SPICE to verify your results
- (2) Design a CMOS schmitt trigger shown at Fig.1 (b) such that $V^+ = 0.54\text{--}0.57\text{ V}$ and $V^- = 0.36\text{--}0.33\text{ V}$ with $CT=V_{DD}(70\%)$
 - a) Discuss the difference between Fig.1 (a) and (b). Give the W/L of each device (**in table form**) of Fig.1 (b) with $CT=V_{DD}$ and discuss your design procedures to determine the size of each transistor using medium V_t . (30%)
 - b) Run SPICE to verify your results. Your report must have the figures of VTC and I_{sc} vs V_{in} (20%)
 - c) CT is changed to $0.8 V_{DD}$ and use the same size in a). Repeat b) to have figures to indicate the new V^- and V^+ (20%)



(a)



(b) Schmitt trigger with controllable hysteresis

Fig.1 Schmitt Trigger circuit