

# Lec1 Introduction to HSPICE

---

Chia-Hsuan Mi



# SPICE Overview

- SPICE

Simulation Program with Integrated Circuit  
Emphasis


- A transistor level simulation tool
- Developed by University of California/Berkeley
- In market—SBTSPICE, HSPICE, Spectre ,TSPICE, Pspice, Smartspice ...



# SPICE Overview

- HSPICE Calculation

- Linear: Gaussian elimination method



$$\begin{pmatrix} 0.2 & 0 & -0.1 & -0.1 \\ 0 & 0.2 & -0.2 & 0 \\ -0.1 & -0.2 & 0.5 & -0.2 \\ 0 & 0 & -0.2 & 0.3 \end{pmatrix} \begin{pmatrix} V_0 \\ V_1 \\ V_2 \\ V_3 \end{pmatrix} = \begin{pmatrix} -3 \\ 3 \\ 0 \\ 0 \end{pmatrix}$$


$$\begin{pmatrix} 0.2 & -0.2 & 0 \\ -0.2 & 0.5 & -0.2 \\ 0 & -0.2 & 0.3 \end{pmatrix} \begin{pmatrix} V_1 \\ V_2 \\ V_3 \end{pmatrix} = \begin{pmatrix} 3 \\ 0 \\ 0 \end{pmatrix}, V_0 \text{ is ground}$$

With Gaussian elimination

$$\begin{pmatrix} 0.2 & -0.2 & 0 \\ 0 & 0.3 & -0.2 \\ 0 & 0 & 0.25 \end{pmatrix} \begin{pmatrix} V_1 \\ V_2 \\ V_3 \end{pmatrix} = \begin{pmatrix} 3 \\ 3 \\ 3 \end{pmatrix}$$

Results :  $V_1 = 33\text{V}$  ,  $V_2 = 18\text{V}$  ,  $V_3 = 12\text{V}$

- Nonlinear: Numerical analysis



$$I_d = 1\text{pA} \times [e^{(40 \times V_d)} - 1]$$

$$5 = \frac{V_d}{2} + I_d$$


$$5 = \frac{V_d}{2} + 1\text{pA} \times [e^{(40 \times V_d)} - 1]$$

$$V_{d+1} = V_d - \frac{F(V_d)}{F'(V_d)}$$

$$\text{Convergence criteria : } \Delta V = (V_{d+1} - V_d) < 0.001$$


# SPICE Overview (Cont'd)

## HSPICE Data Flow



# SPICE Overview (Cont'd)

## Basic flow for SPICE



Reference: [chrome-extension://efaidnbmnnnibpcajpcglclefindmkaj/http://scholar.fju.edu.tw/%E8%AA%B2%E7%A8%8B%E5%A4%A7%E7%B6%B1/upload/013031/content/962/D-5013-02530-.pdf](http://chrome-extension://efaidnbmnnnibpcajpcglclefindmkaj/http://scholar.fju.edu.tw/%E8%AA%B2%E7%A8%8B%E5%A4%A7%E7%B6%B1/upload/013031/content/962/D-5013-02530-.pdf)

# SPICE

- Netlist Structure :

xxx.sp

Title

Inverter

Ignored during simulation

Set-up

{  
. options post  
. param supply = 1.8v  
. global vdd gnd

Sources

{  
vin vin gnd 0v

Circuits


{  
MP1 vout vin vdd vdd pch l=1u w=4u  
MN1 vout vin gnd gnd nch l=1u w=1u

Analysis

{  
.dc vin 0 1.8 0.01  
. print v(5) i(r1)  
. plot v(3) v(in)  
.....

End file

. end



# SPICE - Syntax

- TITLE
  - First line is input netlist file title (not executed)
  - up to 72 characters
- '\*' or '\$'
  - Comments to describe circuit
- '+' or '\'
  - Continued line

Ex:

```
.MEAS TRAN Trise      TRIG    v(out)    VAL='0.1*Vmax'    RISE=2  
+      TARG    v(out)    VAL='0.9*Vmax'    RISE=2
```

- .LIB/.INCLUDE
  - Call library or general include files
  - Syntax : **.LIB '<filepath> filename'**

```
*Inverter  
  
.option post  
vdd vdd gnd 1.8v  
  
*inverter netlist  
MP1 vout vin vdd vdd pch l=1u w=4u  
MN1 vout vin gnd gnd nch l=1u w=1u  
  
*input  
vin vin gnd 0v  
.dc vin 0 1.8 0.01  
  
*output  
.probe I(MN1)  
  
*library  
.lib 'mm018.' tt  
  
.end
```



# SPICE - Syntax

- .global
  - Globally assigns a node name
  - Syntax : **.GLOBAL node1 node2 node3 ...**
- .TEMP
  - Specifies the circuit temperature for an HSPICE simulation
  - Syntax : **.TEMP t1**
- .END
  - Ending file

```
.lib "mm018.l" TT
.TEMP 25
.global VDD GND
.param supply = 1.8v
.param load = 10f

.options brief post

.tran 0.01n 60n
```





# SPICE - Syntax

- .Options
  - Set conditions for simulation
  - Syntax : **.OPTIONS opt1 <opt2 ...>**
  - .options post
    - the output file contains simulation output suitable for a waveform display tool
  - .options brief
    - Not to print very detail information
- .param
  - Defines parameters in HSPICE
  - Syntax: **.PARAM**  
**<ParamName>=<Value>**

```
*Inverter
.option post
vdd vdd gnd 1.8v
.param vdd = 1.8v
*inverter netlist
MP1 vout vin vdd vdd pch l=1u w=4u
MN1 vout vin gnd gnd nch l=1u w=1u

*input
vin vin gnd 0v
.dc vin 0 1.8 0.01

*output
.probe I(MN1)


*library
.lib 'mm018.l' tt

.end
```



# SPICE - Syntax

- Analysis
  - Statements to set sweep variables
    - .AC: Frequency response AC analysis



```
*Inverter

.option post
vdd vdd gnd 1.8v

*inverter netlist
MP1 vout vin vdd vdd pch l=1u w=4u
MN1 vout vin gnd gnd nch l=1u w=1u



*input
vin vin gnd 0v
.dc vin 0 1.8 0.01

*output
.probe I(MN1)

*library
.lib 'mm018.l' tt

.end
```


- .DC: Steady-state DC analysis




Reference: [chrome-extension://efaidnbmnnnibpcajpcglclefindmkaj/http://scholar.fju.edu.tw/%E8%AA%B2%E7%A8%8B%E5%A4%A7%E7%B6%B1/upload/013031/content/962/D-5013-02530-.pdf](http://chrome-extension://efaidnbmnnnibpcajpcglclefindmkaj/http://scholar.fju.edu.tw/%E8%AA%B2%E7%A8%8B%E5%A4%A7%E7%B6%B1/upload/013031/content/962/D-5013-02530-.pdf)

# SPICE - Syntax

- .TRAN : Time transient analysis



- .OP: Operating point analysis



```

subckt
element 0:mn1
model 0:nch.9
region Saturati
id 615.8100u
ibs -1.5443a
ibd -56.8460n
vgs 1.8000
vds 1.8000
vbs 0.
vth 530.7747m
vdsat 481.5692m
vov 1.2692
beta 2.4101m
gam_eff 987.3837m
gm 512.4819u
gds 27.3363u
gmb 147.1579u
cdtot 1.0846f
cgtot 1.6806f
cstot 2.6627f
cbtot 2.3163f
cgs 1.1826f
cgd 359.1700a
    
```

Reference: [chrome-extension://efaidnbmnnnibpcajpcglclefindmkaj/http://scholar.fju.edu.tw/%E8%AA%B2%E7%A8%8B%E5%A4%A7%E7%B6%B1/upload/013031/content/962/D-5013-02530-.pdf](http://chrome-extension://efaidnbmnnnibpcajpcglclefindmkaj/http://scholar.fju.edu.tw/%E8%AA%B2%E7%A8%8B%E5%A4%A7%E7%B6%B1/upload/013031/content/962/D-5013-02530-.pdf)

# SPICE - analysis

- DC analysis- syntax
  - *.DC var1 start1 stop1 incr1 < var2 start2 stop2 incr2 >*
  - *.DC var1 start1 stop1 incr1 < sweep var2 type incr2 start2 stop2 >*
- AC analysis- syntax
  - *.AC type point fstart fstop*
  - *.AC type point fstart fstop <sweep var2 start2 stop2 incr2 >*
- TRAN analysis- syntax
  - *.TRAN tincr1 tstop1*
  - *.TRAN tincr1 tstop1 <sweep tincr2 tstop2 .....><START=val>*



# SPICE - Components

## Instance & Elements Name

- C Capacitor
- D Diode
- E, F, G, H Dependent Sources
- I Current
- J JFET or MESFET
- K Mutual Inductor
- L Inductor
- M MOSFET
- Q BJT
- R Resistor
- O, T, U Transmission Line
- V Voltage Source
- X Subcircuit Call

## Scale Factor

M	1e-3
U	1e-6
N	1e-9
P	1e-12
F	1e-15
K	1e3
Meg	1e6
G	1e9
T	1e12
DB	20log10



# SPICE - Components

- R, C, ...



Syntax :

*Rxxx v+ v- scale*

*Cxxx v+ v- scale*

e.g. *C1 1 0 5p*

*R1 2 1 10k*



- Mxxx Drain Gate Source Body Model width length

*Mxxx d g s b modelname w=width l=length*

ex. *M1 out in vdd vdd pch w=2.5u l=0.18u*

*M2 out in gnd gnd nch w=2.5u l=0.18u*



# SPICE - Subcircuit

- `.subckt subname n1<n2 n3 .....> <param=val>`

your subcircuit design


`.ends`

e.g.

```
.subckt NOR3 in1 in2 in3 out
+ wp=0.18u lp=0.18u   wn=0.18u
ln=0.18u mp1 1  in1 vdd vdd pch W=wp
L=lp
Mp2 2  in2 1      vdd pch W=wp L=lp
Mp3 out in3 2      vdd pch W=wp L=lp
Mn1 out in1 gnd gnd nch W=wn L=ln
Mn2 out in2 gnd gnd nch W=wn L=ln
Mn3 out in3 gnd gnd nch W=wn L=ln
.ends
```

- Call subcircuit

Syntax: **Xyyy** *n1* <*n2 n3 .....>* *subname* <*param=val*>



# SPICE - Independent Source Elements

## Syntax

*Vxxx n+ n- DC AC= ac\_mag, ac\_phase*

*Iyyy n+ n- DC AC= ac\_mag, ac\_phase*

*e.g.*

DC	<i>v1</i>	<i>1</i>	<i>0</i>	<i>DC=5v</i>
	<i>v2</i>	<i>2</i>	<i>0</i>	<i>5v</i>
	<i>i3</i>	<i>3</i>	<i>0</i>	<i>5mA</i>
AC	<i>v4</i>	<i>4</i>	<i>0</i>	<i>AC=10v, 90</i>
	<i>v5</i>	<i>5</i>	<i>0</i>	<i>AC=1v, 180</i>
MIX	<i>v6</i>	<i>6</i>	<i>0</i>	<i>5v AC=1v, 90</i>






# SPICE - Transient Source

- PULSE

Syntax: *PULSE ( V1 V2 <Tdelay Trise Tfall Pwidth Period>*

e.g. *Vin 1 0 PULSE ( 0v 1.8v 10ns 10ns 10ns 40ns 100ns)*




# SPICE - Transient Source

- PWL

Syntax: *PWL ( <t1 v1 t2 v2 ..> <R> <Tdelay> )*

- \*R = repeat\_from\_what\_time
- \*TD = time\_delay\_before\_PWL\_start

e.g. *Vin 1 0 PWL ( 0n 0v, 2n 0v, 3n 5v, 4n 5v, 5n 0v,R 0 )*




# SPICE - Transient Source

- SIN

Syntax: *SIN ( Voffset Vacmag <Freq Tdelay Dfactor> )*

e.g. *Vin 1 0 SIN (0 1 100Meg 2ns 5e7)*



# SPICE - Syntax

- OUTPUT

- .MEASURE

- Prints numeric results of measured specifications.

- .PROBE

- Saves output variables to interface and graph data files
    - Syntax: *.PROBE antype ov1 <ov2 ...>*

- .PRINT

- Prints the values of specified output variables.
    - Syntax: *.PRINT antype ov1 <ov2 ... ov32>*

- PLOT

- Generates low-resolution (ASCII) plots in the output listing file
    - Syntax: *.PLOT antype ov1 <(plo1,phi1)> <ov2> <(plo2,phi2)> ...>*

```
*Inverter

.option post
vdd vdd gnd 1.8v

*inverter netlist
MP1 vout vin vdd vdd pch l=1u w=4u
MN1 vout vin gnd gnd nch l=1u w=1u

*input
vin vin gnd 0v
.dc vin 0 1.8 0.01

*output
.probe I(MN1)

*library
.lib 'mm018.l' tt

.end
```



# SPICE - Syntax

- .MEASURE Statement

- Can include

- Propagation Delay, Rise time, Fall time
    - Average, RMS, Peak-to-peak voltage, Min. & Max. voltage over a specified period
    - Equation, Derivative, Integral evaluation

- Fundamental measurement mode

- Rise, Fall, and Delay (TRIG-TARG)
      - Syntax: *.MEASURE <DC / AC / TRAN> result TRIG ... TARG ...  
+ <GOAL=val> <MINVAL=val> <WEIGHT=val>*
    - AVG, RMS, MIN, MAX, and Peak-to-Peak (FROM-TO)
      - Syntax: *.MEASURE <TRAN > result func FROM=start TO=end*
    - FIND-WHEN
      - Syntax: *.meas <DC / AC / TRAN> result FIND ov1 WHEN ov2=val*



# SPICE - Syntax

- .ALTER Statement :
  - Reruns an HSPICE simulation using different parameters and data.
  - **Can't** include :
    - .PRINT, .PLOT, .GRAPH or any other I/O statements
  - Can be included in **only one** :
    - All analysis statements ( .DC, .AC, .TRAN, .FOUR, .DISTO, .PZ, and so on)
  - Can include :
    - Element Statement ( except source elements )
    - .DATA, .LIB, .INCLUDE, .MODEL Statements
    - .IC, .NODESET Statements
    - .OP, .PARAM, .TEMP, .TRAN, .DC, .AC Statements
  - Syntax: **.ALTER <title\_string>**



# SPICE – output file of analysis

Output file type	extensi
Output list	.lis
DC analysis result	.sw#
DC analysis measurement result	.ms#
AC analysis result	.ac#
AC analysis measurement result	.ma#
TRAN analysis result	.tr#
TRAN analysis measurement result	.mt#
Subcircuit cross-listing	.pa#
Initial condition	.ic




# SPICE - Graphic Tool

Window:

unix% hspice buffer.sp

unix% nWave &

buffer.tr0 => buffer.tr0.fsdb => waveform  
buffer.mt0 => measured result





# SPICE - Example

## • Example – 0.18 $\mu$ m Buffer

```

**** VLSI Lab01: HSPICE ****
**** example: buffer ****
**** Author: Xin-Ru Lee ****

.lib "mm018.l" TT
.TEMP 25
.global VDD GND
.param supply = 1.8v
.param load = 10f


.options brief post

.tran 0.01n 60n

.meas tran lmax max I(vd1) from=0.1ns to=60ns
.meas Pmax param='abs(lmax)*supply'
.meas tran tprop trig v(in) val='supply/2' rise=1
+targ v(out) val='supply/2' rise=1
.meas tran tr trig v(out) val='supply*0.1' rise=1
+targ v(out) val='supply*0.9' rise=1
.meas tran tf trig v(out) val='supply*0.9' fall=1
+targ v(out) val='supply*0.1' fall=1

Vd1 VDD GND supply
Vd in GND pulse(0 supply 1ns 0.1ns 0.1ns 1.9ns 4ns)


X1 in 1 inv
X2 1 out inv
Cload out GND load
    
```



# SPICE - Example

- Example – 0.18 $\mu$ m Buffer


```
.subckt inv in out  
  
*vdd vdd 0 1.8v  
  
mp out in VDD VDD pch l=0.18u w=wx  
mn out in GND GND nch l=0.18u w=wx  
  
.ends inv  
  
.param wx=2.5u  
  
.alter  
.param wx=1.25u  
  
.alter  
.param wx=0.625u  
  
.end
```



# SPICE - Example

- Example of MEASURE Statement:

```
.MEAS  TRAN  Vmax      MAX v(out) FROM=Tstart TO=Tstop
.MEAS  TRAN  Vmin      MIN v(out) FROM=Tstart TO=Tstop
.MEAS  Power  param='I*V'
.MEAS  TRAN  Trise      TRIG    v(out)    VAL='0.1*Vmax'    RISE=2
+                               TARG    v(out)    VAL='0.9*Vmax'    RISE=2
.MEAS  TRAN  Tfall      TRIG    v(out)    VAL='0.9*Vmax'    FALL=2
+                               TARG    v(out)    VAL='0.1*Vmax'    FALL=2
.MEAS  TRAN  Tdelay      TRIG    v(in)     VAL=0.5           RISE=2
+                               TARG    v(out)    VAL=0.5           RISE=2
```



# SPICE - Example

- Example of ALTER contains PARAM:

Example of ALTER contains PARAM

```
.OPTION LIST NODE POST
.TRAN 200P 20N
.PRINT TRAN V(IN) V(OUT)
M1 OUT IN VCC VCC PCH L=1U W=Wx
M2 OUT IN 0 0 NCH L=1U W=Wx
VCC VCC 0 5
VIN IN 0 0 PULSE .2 4.8 2N 1N 1N 5N 20N
CLOAD OUT 0 Cx
.MODEL PCH PMOS LEVEL=1
.MODEL NCH NMOS LEVEL=1
.PARAM Wx=20U Cx=.75p
```

```
.ALTER
.PARAM Wx=20U Cx=.50p
.ALTER
.PARAM Wx=20U Cx=.25p
.ALTER
.PARAM Wx=20U Cx=.10p
.ALTER
.PARAM Wx=10U Cx=.10p
.ALTER
.PARAM Wx=5U Cx=.10p

.END
```




# Instruction (workstation)


- Compile spice file
  - First link to workstation (ex : mobaXterm, putty)
  - Move to the corresponding directory
  - Type “*hspice filename.sp*”
  - If you want to see the log file after compiling hspice file,  
Type “*hspice filename.sp >! file.txt*”
- Show the waveform
  - Type “*nWave &*”
  - Type “*wv &*”



# Waveform (nWave)



# Waveform (nWave)



# Waveform (nWave)

6. Get signals


7. Select signals

i(vd)	power	v(i1n)	v(vdd)	LOGIC_HIGH
i(vd1)	v(i)	v(out)	LOGIC_LOW	BLANK





# Waveform (waveview)



# Waveform (waveview)

