Student	ID: _

#### THE HONG KONG UNIVERSITY OF SCIENCE & TECHNOLOGY

### **COMP2611: Computer Organization**

Spring Semester, 2013

#### **Mid-term Examination 2**

**April 22, 2013** 

Name:	Student ID:
Email:	Lab Section Number:

#### **Instructions:**

- 1. This examination paper consists of 15 pages in total, including 7 questions within 12 pages and 3 appendices.
- 2. Please write your name, student ID, email and lab section number on this page.
- 3. Please answer all the questions in the spaces provided on the examination paper.
- 4. Please read each question very carefully, answer clearly and to the point. Make sure that your answers are neatly written.
- 5. Keep all pages stapled together. You can tear off the appendices only.
- 6. Calculator and electronic devices are not allowed.
- 7. The examination period will last for <u>2 hours</u>.
- 8. Stop writing immediately when the time is up.

Question	Percentage %	Scores
1	10	
2	13	
3	20	
4	15	
5	15	
6	12	
7	15	
TOTAL	100	

Student	]	D:	_

# Question 1 Multiple Choice Questions (10 points) Please contact ZHANG Shanfeng for grade appealing

Circle all correct answers and only the correct answers as each wrong answer reduces 1 from the question's score (until 0 is reached)

- 1. Which of the following is/are addressing mode(s) in MIPS:
  - A. Immediate addressing
  - B. Register addressing
  - C. Word addressing
  - D. Pseudo-random addressing
  - E. None of above
- 2. If array1, an array of words, stores the numbers 0, 1, 2, 3, 4, 5 (in this order). What will be final values in array1 after executing the following instructions?

```
la $s0, array1
addi $t0, $s0, 16
lw $t1, 0($t0)
sw $t1, -4($t0)
```

- A. 0, 1, 3, 3, 4, 5
- B. 0, 1, 2, 3, 3, 5
- C. 0, 1, 2, 4, 4, 5
- D. 0, 1, 2, 3, 4, 4
- E. None of the above
- 3. If the first instruction of the following sequence (i.e., addi \$sp, \$sp -4) is stored at memory address 0101 0000 0000 0000 1010 1011 0000 0000. What would be the value in the immediate field of the "j" instruction in binary format?

```
addi $sp, $sp, -4
sw $s0, 0($sp)
loop:
beq $s0,$zero, Exit
addi $s0,$s0, -1
j loop
```

- A. 0101 0000 0000 0000 1010 1011 0000 0000
- B. 0000 0000 0000 0010 1010 1100 0100
- C. 0000 0000 0010 1010 1100 0010 00
- D. 0000 0000 0000 1010 1011 0000 10
- E. None of the above

Student	ID:

- 4. When executing addi \$t1, \$t1, 5, which of the following statements are correct?
  - A. The immediate field is extended from 16 bit to 32 bit wit zeros
  - B. The immediate field is extended from 16 bit to 32 bit wit ones
  - C. The ALU doesn't cause an exception if an overflow occurs
  - D. The ALU will cause an exception if an overflow occurs
  - E. None of the above
- 5. Recall the refined version of the division algorithm. If we skip the final correction step which of the following statement(s) is/are correct?
  - A. The value of Quotient is still correct
  - B. The value of Quotient is doubled
  - C. The value of Remainder is still correct
  - D. The value of Remainder is doubled
  - E. None of above
- 6. What steps are NOT parts of the execution of an instruction?
  - A. Fetch the instruction
  - B. Encode the instruction
  - C. Reset the registers
  - D. Perform an ALU operation
  - E. None of above

# Question 2 MIPS procedure call (13 points) Please contact WANG Keyu for grade appealing

The following C function accumulate() accumulates the elements of integer array A[] that satisfy a given condition. testfunc() is used to test the validity of such condition, and returns 1 if the condition is fulfilled and 0 otherwise.

```
int accumulate(int A[],int n) # n is size of array
{
   int i;
   int sum=0;
   for(i=0; i<n; i++) {
       if(testfunc(A[i]) == 1) {
        sum += A[i];
      }
   }
   return sum;
}</pre>
```

Student ID:

The MIPS skeleton of accumulate() is given hereafter. Registers a0 and a1 hold the start address of A[] and the value of n respectively. Register a0 holds the return value sum. Assume that the MIPS code for testfunc() is accessible via label testfunc, and that it is supplied with an integer argument in register a0 and returns 0 or 1 in register a0.

Complete the following MIPS code for the function accumulate() by filling each empty line with one instruction exactly according to the comments provided. Assume values in preserved register (e.g. \$s0 to \$s3) remain unchanged after calling testfunc.

#### accumulate:

```
addi $sp, $sp, -4
                             # store return address
    sw $ra,0($sp)
    li $s0,0
                             # $s0 holds the iteration round i
    li $s1,0
                             # $s1 holds the intermediate sum
                             # $s2 holds A[] starting address
    add $s2, $a0, $zero
loop:
    slt $t1, $s0, $a1
                             # condition check for loop
    beq $t1, $zero, exit
                             # load A[i] to $s3
    sll $t2,$s0,2
    addu $t2,$s2,$t2
    lw $s3,0($t2)
    add $a0, $s3, $zero
                             # test A[i] against condition
    jal testfunc
    beq $v0,$zero,next
                             # add A[i] to sum if fulfilled
    add $s1,$s1,$s3
next:
    addi $s0,$s0,1
                             # prepare for next iteration
     j loop
exit:
    add $v0,$s1,$zero
                            # return sum and exit
    lw $ra,0($sp)
```

Student 1	D:
-----------	----

```
addi $sp,$sp,4
jr $ra
```

# Question 3 Understanding a MIPS Program (20 points) Please contact SU ZhiYang for grade appealing

Read the following MIPS program and answer questions. Refer to the ASCII code table in the Appendix if necessary.

```
1)
   .data
  str: .asciiz "Comp2611 mid-term2 is easy!"
3) .text
4) .globl main
5)
6) main:
7)
   addi
            $sp, $sp, -8
            $ra, 4($sp)
8)
   SW
9) sw
            $s0, 0($sp)
10) la
            $s0, str
11) add
            $a0, $s0, $zero
            function
12) jal
            $a0, $v0, $zero
13) add
14) ori
            $v0,$0,1
                          # syscall to output an integer
15) syscall
16) lw
            $s0, 0($sp)
17) lw
            $ra, 4($sp)
18) addi
            $sp, $sp, 8
19) ori
            $v0,$zero,10 # syscall to terminate the program
20) syscall
21)
22) function:
23) add
            $v1, $a0, $zero
            $v0, 0
24) li
25) li
            $t1,0x20
26)
27) function label1:
28) lb
             $t0, 0($v1)
             $t0, $zero, function label2
29) beq
30) addi
             $v1, $v1, 1
             $t0, $t1, function label3
31) beq
32)
33) j function label1
35) function label2:
36) jr
             $ra
37)
38) function label3:
             $v0,$v0,1
39) addi
40) j function label1
```

Student	ID:	

a) State the purpose of lines 7-9 and lines 16-18? (4 points)

Lines 7-9: update the stack pointer to allocate 2 words of space, push \$ra, \$s0 Lines 16-18, pop \$ra and \$s0, restore stack pointer

b) If we remove lines 7-9 and lines 16-18, what will happen? Explain briefly. (3 points)

Nothing will happen, this program will still run correctly, because there is no nested function calls using "jal", moreover the value stored in the \$s0 register is not used after the instruction "jal function".

c) What is the value of v0 right after line 28 loaded the  $10^{th}$  Byte from the memory? (4 points) For reference, str: .asciiz "Comp2611 mid-term2 is easy!"

This program is to count the number of spaces,  $10^{th}$  byte => the characters "Comp2611 m" have been loaded and checked, so \$v0 will be 1, because one space has been encountered.

d) What is the expected output of this MIPS program? (4 points)

The total number of spaces in the null-terminated string "str".

e) Modify line 31 (only) so that this segment of MIPS code would display the total number of *ASCII characters* in the string "str". You can only use *pure* MIPS instructions. (5 points)


Replace "beq" by the unconditional jump "j" or replace the line with "addi \$v0, \$v0, 1", etc.

# Question 4 ALU design (15 points)


## Please contact SU ZhiYang for grade appealing

Consider the 4-bit ALU shown below. Operations "00", "01", "10", and "11" correspond respectively to "AND", "OR", "Result of the adder", and "Less".


Student ID:



a) Draw the diagram of the circuit for the 1-bit ALU of bit-0. For simplification, use a black box to represent the "adder". (5 points)




b) Draw the diagram of the circuit for the 1-bit ALU of bit-3. For simplification, use black boxes to represent the "adder" and the "overflow detection" unit. (5 points)



Student	ID:

- c) Now assume that it takes certain time for the different logic components to generate the correct outputs based on the inputs as follows:
  - 0.5 ns (nano second) for an inverter (NOT gate);
  - 1 ns for a 2-input AND or OR gate;
  - 2 ns for a 4-input AND or OR gate;
  - 2 ns for any N-to-1 multiplexer;
  - 3 ns for the adder to output both the result and the carryout;
  - 5 ns for the overflow detection unit;
  - Finally you may assume that the propagation of a signal on wires takes no time (i.e., 0ns).

If Bnegate = 1, Operation = 10, A = 0110, and B = 0101. How long would it take for the zero output to settle (show your steps by completing the time diagram below and adding the explanation as given below)? (5 points)



**E1:** a0, (-b0), and CarryIn0 are ready for the adder of Bit-0 ALU. a1, (-b1) are ready for the adder of bit-1, ...

E2: SumOut0 and CarryOut0 are ready;

E1-E2: Adder0 E2-E3: Mux

**E3-E4: Adder1** 

E4-E-missing1: Mux

E4-Elabelmissing: Adder2
Elabelmissing-Emissing2: Mux

ElabelMissing-E5: Adder3

**E5-E6: Mux** 

**E6-E7: 4-1 OR + Not** 

Student ID:	

## **Question 5 Multiplication (15 points)**

### Please contact WANG Keyu for grade appealing

a) Consider the refined (last) version of the multiplication hardware is used for a 6-bit multiplication. Given unsigned multiplicand 011110, and multiplier 010110, fill the blanks below to produce the multiplication result. (Write down the operations in the Remark column) (12 points)

#### Verify the solution from the blue text on

Iteration	Multiplicand (M)	Product (P)	Remark
0		000000 010110	Initial State
1		000000 010110	No operation
1		000000 001011	P = P >> 1
2		011110 001011	$\underline{Left(P) = Left(P) + M}$
2		<u>001111 000101</u>	P = P >> 1
		101101 000101	$\underline{Left(P) = Left(P) + M}$
3	011110	<u>010110 100010</u>	P = P >> 1
4		010110 100010	No operation
4		<u>001011 010001</u>	P = P >> 1
		<u>101001 010001</u>	$\underline{Left(P) = Left(P) + M}$
5		<u>010100 101000</u>	P = P >> 1
		010100 101000	No operation
6		<u>001010 010100</u>	P = P >> 1


b) Suggest a simple approach to multiply signed numbers with the same hardware. (3 points)

We can add simple hardware to negate the multiplicand and the multiplier if they are negative then negate the result if the signs disagree.

Student ID:

# Question 6 Single Cycle Datapath (12 points) Please contact ZHANG Shanfeng for grade appealing

a) The following datapath is used to implement the instruction 'or \$t0, \$s1, \$s2' in a single cycle. Connect the grey bullets A, B, C, D, E, and H appropriately. (2 points)



b) Using the reference card provided in appendices 1 and 2, write the binary format of the instruction or \$t0, \$s1, \$s2 (2 points)

opcode	\$s1	\$s2	\$t0	shamt	funct
000000	10001	10010	01000	00000	100101

c) Assume the values stored in registers \$s1 and \$s2 are 4 and 12 respectively. Fill the table below with binary values that correspond to the values available at points A, B, C, D, E, F, G and H when the Datapath above is used to execute the instruction. (8 points)


A	0000 0010 0011 0010 0100 0000 0010 0101
В	10001
С	10010

Student ID:

D	01000
Е	0000 0000 0000 0000 0000 0000 1100
F	0000 0000 0000 0000 0000 0000 0100
G	0000 0000 0000 0000 0000 0000 1100
Н	0000 0000 0000 0000 0000 0000 1100

# Question 7: General Questions (15 Points) Please contact ZHANG Shanfeng for grade appealing

Assume we want to design a pseudo-instruction "extc \$s0, \$s1, 5, 22" that takes two registers (e.g., \$s0 and \$s1) and two scalars (e.g., 5, and 22) and extracts the bits from 5 to 22 (inclusive) from \$s1 and stores them in the least significant bits of \$s0, filling the remaining bits with 0, as illustrated below.



a) Give the **shortest** sequences of MIPS instructions (two) that replaces

b) Given your understanding of PC-relative addressing, explain why the assembler might have problems directly implementing the branch instruction in the following code sequence (5 points)

Student 1	D:

Since label There fits on 16 bits only and is an offset with respect to 'Here', if the resulting address is too far away (16-bit is not able to describe it), the assembler might have problems replacing label There with an appropriate scalar when translating the program into binary. In other words, if there is more than 32KWords between Here+4 and There then the assembler will not be able to represent it

Show how the assembler might rewrite this code sequence to solve the problem and explain why. (5 points)

Here: bne \$s0, \$s2, Next

j There

Next: ...

There: add \$s0, \$s0, \$s0

This will work as long as Next  $\rightarrow$  There) is less than 256MB or 64KWords. The loader will be in charge also of positioning the program in memory such that both Next and There have the same upper 4 bits.

Student	ID:	

#### **Appendix 1 : MIPS instructions 1**

# MIPS Reference Data



1

CORE INSTRUCTI					
	MNE-				OPCODE
NAME	MON- IC	-			FUNCT (Hex)
NAME	(55)	MAT		(1)	0 / 20 <sub>he</sub>
Add	add	R	R[rd] = R[rs] + R[rt]	(1)	-
Add Immediate	addi	I		)(2)	8 <sub>hex</sub>
Add Imm. Unsigned		I	R[rt] = R[rs] + SignExtImm	(2)	9 <sub>hex</sub>
Add Unsigned	addu	R	R[rd] = R[rs] + R[rt]		0 / 21 <sub>he</sub>
And	and	R	R[rd] = R[rs] & R[rt]		0 / 24 <sub>he</sub>
And Immediate	andi	I	R[rt] = R[rs] & ZeroExtImm	(3)	$c_{hex}$
Branch On Equal	beq	I	if(R[rs]==R[rt]) PC=PC+4+BranchAddr	(4)	4 <sub>hex</sub>
Branch On Not Equa	bne	I	if(R[rs]!=R[rt]) PC=PC+4+BranchAddr	(4)	5 <sub>hex</sub>
Jump	j	J	PC=JumpAddr	(5)	2 <sub>hex</sub>
Jump And Link	jal	J	R[31]=PC+4;PC=JumpAddr	(5)	3 <sub>hex</sub>
Jump Register	jr	R	PC=R[rs]		$0 / 08_{he}$
Load Byte Unsigned	lbu	I	R[rt]={24'b0,M[R[rs] +SignExtImm](7:0)}	(2)	0 / 24 <sub>he</sub>
Load Halfword Unsigned	lhu	I	R[rt]={16'b0,M[R[rs] +SignExtImm](15:0)}	(2)	0 / 25 <sub>he</sub>
Load Upper Imm.	lui	I	$R[rt] = \{imm, 16'b0\}$		$f_{hex}$
Load Word	lw	I	R[rt] = M[R[rs] + SignExtImm]	(2)	$0/23_{he}$
Nor	nor	R	$R[rd] = \sim (R[rs] \mid R[rt])$		0 / 27 <sub>he</sub>
Or	or	R	$R[rd] = R[rs] \mid R[rt]$		0 / 25 <sub>he</sub>
Or Immediate	ori	I	R[rt] = R[rs]   ZeroExtImm	(3)	$d_{hex}$
Set Less Than	slt	R	R[rd] = (R[rs] < R[rt]) ? 1 : 0		0 / 2a <sub>he</sub>
Set Less Than Imm.	slti	I	R[rt] = (R[rs] < SignExtImm) ? 1:0	(2)	a <sub>hex</sub>
Set Less Than Imm. Unsigned	sltiu	I	R[rt] = (R[rs] < SignExtImm) ? 1:0 (2	(6)	b <sub>hex</sub>
Set Less Than Unsigned	sltu	R	R[rd] = (R[rs] < R[rt]) ? 1 : 0	(6)	0 / 2b <sub>he</sub>
Shift Left Logical	sll	R	$R[rd] = R[rs] \ll shamt$		$0 / 00_{he}$
Shift Right Logical	srl	R	R[rd] = R[rs] >> shamt		0 / 02 <sub>he</sub>
Store Byte	sb	I	M[R[rs]+SignExtImm](7:0) = R[rt](7:0)	(2)	28 <sub>hex</sub>
Store Halfword	sh	Ι	M[R[rs]+SignExtImm](15:0) = R[rt](15:0)	(2)	29 <sub>hex</sub>
Store Word	SW	I	M[R[rs]+SignExtImm] = R[rt]	(2)	$2b_{hex}$
Subtract	sub	R	R[rd] = R[rs] - R[rt]	(1)	0 / 22 <sub>he</sub>
Subtract Unsigned	subu	R	R[rd] = R[rs] - R[rt]		0 / 23 <sub>he</sub>
	(2) Sig (3) Ze (4) Br (5) Jun	gnExtl roExtl anchA mpAd	se overflow exception imm = { 16{immediate[15]}, imn imm = { 16{1b'0}, immediate } .ddr = { 14{immediate[15]}, imm dr = { PC[31:28], address, 2'b0	edia	te, 2'b0 }
	(6) Or	erand	s considered unsigned numbers (	vs. 2	s comp.)

BASIC	INST	RUCT	TION	FORMAT	S

R	opc	ode	rs	rt	ro	1 5	shamt	funct
	31	26 25	21	20 1	6 15	11 10	6 5	0
I	opc	ode	rs	rt		ir	nmediate	
	31	26 25	21	20 1	6 15			0
j	opc	ode			add	ress		
	21	26.25						0

ARITHMETIC CO	RE INS	TRU	CTION SET (2)	OPCODE/
	MNE-		•	FMT / FT/
	MON-	FOR-	er .	FUNCT
NAME	IC	MAT	OPERATION	(Hex)
Branch On FP True	bc1t	FI	if(FPcond)PC=PC+4+BranchAddr (4	
Branch On FP False	bc1f	FI	if(!FPcond)PC=PC+4+BranchAddr(4	) 11/8/0/
Divide	div	R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt]	0//-1a
Divide Unsigned	divu	R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt] (6	) 0///1b
FP Add Single	add.s	FR	F[fd] = F[fs] + F[ft]	11/10//0
FP Add Double	add.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} + {F[ft],F[ft+1]}$	11/11//0
FP Compare Single	cx.s*	FR	FPcond = (F[fs] op F[ft])?1:0	11/10//y
FP Compare Double	c.x.d*	FR	FPcond = ( $\{F[fs],F[fs+1]\}\ op$ $\{F[ft],F[ft+1]\}$ )? 1:0	11/11//y
* (x is eq, 1t, 0	orle) (d	op is	==, <, or <=) ( y is 32, 3c, or 3e)	
FP Divide Single	div.s	FR	F[fd] = F[fs] / F[ft]	11/10//3
FP Divide Double	div.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} / {F[ft],F[ft+1]}$	11/11//3
FP Multiply Single	mul.s	FR	F[fd] = F[fs] * F[ft]	11/10//2
FP Multiply	mul.d	FP	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} *$	11/11//2
Double	mur.u	- LK	{F[ft],F[ft+1]}	
FP Subtract Single	sub.s	FR		11/10//1
FP Subtract Double	sub.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} - {F[ft],F[ft+1]}$	11/11//1
Load FP Single	lwcl	I	F[rt]=M[R[rs]+SignExtImm] (2	) 31//
Load FP Double	ldcl	I	F[rt]=M[R[rs]+SignExtImm]; (2 F[rt+1]=M[R[rs]+SignExtImm+4]	35//
Move From Hi	mfhi	R	R[rd] = Hi	0 ///10
Move From Lo	mflo	R	R[rd] = Lo	0 ///12
Move From Control	mfc0	R	R[rd] = CR[rs]	16 /0//0
Multiply	mult	R	$\{Hi,Lo\} = R[rs] * R[rt]$	0///18
Multiply Unsigned	multu	R	$\{Hi,Lo\} = R[rs] * R[rt] $ (6	) 0///19
Store FP Single	swc1	I	M[R[rs]+SignExtImm] = F[rt] (2)	) 39//
Store FP Double	sdc1	I	M[R[rs]+SignExtImm] = F[rt]; (2 M[R[rs]+SignExtImm+4] = F[rt+1]	3d//

#### FLOATING POINT INSTRUCTION FORMATS

FR	opcode	fmt	ft	fs	fd	funct
	31 26	25 21 2	16 15	5 11	10 6	5 0
FI	opcode	fmt	ft	1.00	immediat	e
	31 . 26	25 21 2	0 16 1	5		0

#### PSEUDO INSTRUCTION SET

NAME	MNEMONIC	OPERATION
Branch Less Than	blt	if(R[rs] < R[rt]) PC = Label
Branch Greater Than	bgt	if(R[rs]>R[rt]) PC = Label
Branch Less Than or Equal	ble	$if(R[rs] \le R[rt]) PC = Label$
Branch Greater Than or Equal	bge	$if(R[rs] \ge R[rt]) PC = Label$
Load Immediate	li	R[rd] = immediate
Move	move	R[rd] = R[rs]

#### REGISTER NAME, NUMBER, USE, CALL CONVENTION

NAME NUMBER		USE	PRESERVEDACROSS A CALL?
		The Constant Value 0	N.A.
\$at	1	Assembler Temporary	No
\$v0-\$v1 2-3		Values for Function Results and Expression Evaluation	No
\$a0-\$a3	4-7	Arguments	No
\$t0-\$t7	8-15	Temporaries	No
\$s0-\$s7	16-23	Saved Temporaries	Yes
\$t8-\$t9	24-25	Temporaries	No
\$k0-\$k1	26-27	Reserved for OS Kernel	No
\$gp	28	Global Pointer	Yes
\$sp	29	Stack Pointer	Yes
\$fp	30	Frame Pointer	Yes
Sra	31	Return Address	Yes

Copyright 2005 by Elsevier, Inc., All rights reserved. From Patterson and Hennessy, Computer Organization and Design, 3rd ed.

Student ID:	_

### **Appendix 2: MIPS instructions 2**

PCOD	ES. BASE	CONVER	SION. A	SCII	SYME	OLS		છ		IEEE 754 FLOATING POINT STANDARD IEEE 754 Symbols
	(1) MIPS				Hava	ASCII	Deci-	Hexa-	ASCII	Exponent Fraction Obje
ode	funct	funct	Binary	mal	deci-	Char-	mal	deci-	Char-	$(-1)^{S} \times (1 + Fraction) \times 2^{(Exponent - Bias)}$ 0 0 ± 0
:26)	(5:0)	(5:0)			mai	acter		mal	acter	0 +0 + Dan
	sll	add.f	00 0000	0	0	NUL	64	40	@	where Single Precision Bias = 127,
	srl	$\mathrm{sub}.f$ $\mathrm{mul}.f$	00 0001	1 2	1 2	SOH	65 66	41 42	A B	Double Precision Bias = 1023.
1	sra	div.f	00 0011	3	3	ETX	67	43	c	IEEE Single Precision and MAX ≠0 NaN
7	sllv	sqrt.f	00 0100	4	4	EOT	68	44	D	
		abs.f	00 0101	5	5	<b>ENQ</b>	69	45	E	Double Precision Formats: S.P. MAX = 255, D.P. MAX = 2
ez	srlv	mov.f	00 0110	6	6	ACK	70	46	F	S Exponent Fraction
tz	srav	neg.f	00 0111	7	7	BEL	71	47	G	31 30 23 22 0
di diu	jr		00 1000 00 1001	8	8	BS HT	72 73	48 49	H	S Exponent Fraction
ti	jalr		00 1001		a	LF	74	4a	j	63 62 52 51 0
tiu	movn		00 1011	11	ь	VT	75	4b	K	MEMORY ALLOCATION STACK FRAME
di	syscall	round.w.f		12	С	FF	76	4c	L	Stack Highe
i•	break	trunc.w.f		13	d	CR	77	4d	M	\$sp → 7fff fffc <sub>hex</sub>   Stack     Memory Argument 6
ri			00 1110	14	e	so	78	4e	N	Argument 5 Addre
i	mfhi	floor.w.f	00 1111	15	f 10	SI	79 80	4f 50	OP	\$fp
)	mthi		01 0000	17	11	DC1	81	51	Q	Dynamic Data Saved Registers Stack
	mflo	movz.f	01 0010		12	DC2	82	52	Ř	\$gp→1000 8000 <sub>hex</sub> Dynamic Data Stack Grow
	mtlo	movn.f	01 0011	19	13	DC3	83	53	S	Static Data Local Variables
			01 0100		14	DC4	84	54	T	1000 0000 <sub>hav</sub>
			01 0101 01 0110	21 22	15 16	NAK SYN	85 86	55 56	v	Text Ssp —
			01 0110	23	17	ETB	87	57	w	pc →0040 0000 <sub>hav</sub> Lower
	mult		01 1000	24	18	CAN	88	58	X	Memo
	multu		01 1001	25	19	EM	89	59	Y	O <sub>hex</sub> Reserved Addre
	div		01 1010	26	1a	SUB	90	5a	Z	
	divu		01 1011	27	1b	ESC	91	5b	_]	DATA ALIGNMENT
			01 1100 01 1101	28 29	1c 1d	FS GS	92 93	5c 5d	1	Double Word
			01 1110		1e	RS	94	5e	ÿ	Word Word
			01 1111	31	1f	US	95	5f		Half Word Half Word Half Word Half Word
)	add	cvt.s.f	10 0000	32	-20	Space	96	60	-	
1	addu	cvt.d.f	10 0001	33	21	!	97	61	a	Byte Byte Byte Byte Byte Byte Byte Byte
/1 /	sub		10 0010	34 35	22	#	98	62 63	b	Value of three least significant bits of byte address (Big Endian)
u	subu	cvt.w.f	10 0100	36	24	** \$	100	64	d	EXCEPTION CONTROL REGISTERS: CAUSE AND STATUS
ıu	or	coc.w.y	10 0101	37	25	%	101	65	e	
vr	xor		10 0110	38	26	&	102	66	f	B Interrupt Exception D Mask Code
	nor		10 0111	39	27	,	103	67	g	
)			10 1000	40	28 29	(	104	68	h	31 . 15 8 6 2 Pending U E I
) /1	slt		10 1001 10 1010	41 42	29 2a	)	105 106	69 6a	i i	Interrupt M L E
1	sltu		10 1011	43	2b	+	107	6b	k	merupt M L E
			10 1100	44	2c	,	108	6c	Ī	BD = Branch Delay, UM = User Mode, EL = Exception Level, IE =Interrupt Er
			10 1101	45	2d	-	109	6d	m	EXCEPTION CODES
r			10 1110	46	2e	1	110	6e	n	Num
che	tao	2 6 6	10 1111	47 48	2f 30	0	111	6f 70	0	ber Name Cause of Exception ber Name Cause of Exception
rc1	tge tgeu	c.f.f c.un.f	11 0000	48	31	1	113	71	p q	0 Int Interrupt (hardware) 9 Bp Breakpoint Exception
rc2	tlt	c.eq.f	11 0010	50	32	2	114	72	r	4 AdE Address Error Exception 10 RI Reserved Instruction
ef	tltu	c.ueq.f	11 0011	51	33	3	115	73	s	L (load or instruction fetch) Exception
57000	teq	c.olt.f	11 0100	52	34	4	116	74	t	5 AdES Address Error Exception 11 CpU Coprocessor
lc1		c.ult.f	11 0101	53	35	5	117	75	u	Rus Error on Arithmetic Overflow
lc2	tne	c.ole.f	11 0110	54 55	36 37	6	118	76 77	V	6 IBE Instruction Fetch 12 Ov Exception
		c.ule.f	11 0111	56	38	8	120	78	w x	7 DBE Bus Error on Load or Store 13 Tr Trap
c1		c.ngle.f	11 1001	57	39	9	121	79	y	8 Sys Syscall Exception 15 FPE Floating Point Exception
c2		c.seqf	11 1010	58	3a	:	122	7a	z	, , , , , , , , , , , , , , , , , , , ,
		c.ngl.f	11 1011	59	3b	;	123	7b	{	SIZE PREFIXES (10 <sup>x</sup> for Disk, Communication; 2 <sup>x</sup> for Memory)
		c.lt.f	11 1100		3c	<	124	7c		PRE- PRE- PRE- PRE-
c1		c.nge.f	11 1101	61	3d	=	125	7d	}	SIZE FIX SIZE FIX SIZE FIX SIZE FIX
c2		c.le.f	11 1410 11 1111	62 63	3e 3f	> ?	126 127	7e 7f	DEL	10 <sup>3</sup> , 2 <sup>10</sup> Kilo- 10 <sup>15</sup> , 2 <sup>50</sup> Peta- 10 <sup>-3</sup> milli- 10 <sup>-15</sup> femto-
onco	de(31:26) =	c.ngt.f	11 1111	03	- 31	- 1	127	/1	DEL	10 <sup>6</sup> , 2 <sup>20</sup> Mega- 10 <sup>18</sup> , 2 <sup>60</sup> Exa- 10 <sup>-6</sup> micro- 10 <sup>-18</sup> atto-
		$= 17_{\text{ten}} (11_{\text{h}})$	): if fm	t(25:2	1)==16	i (10.	) f=	s (sino	le):	10°, 2° Giga- 10°, 2° Exa- 10° micro- 10° atto- 10°, 2° Giga- 10°1, 2°0 Zetta- 10°9 nano- 10°21 zepto-
opco							CKIJ	- /	/ 7	10.4 Giga- 10.4 Zeita- 10 nano- 10 zento-
		17 <sub>ten</sub> (11 <sub>hex</sub> )								10 <sup>12</sup> , 2 <sup>40</sup> Tera- 10 <sup>24</sup> , 2 <sup>80</sup> Yotta- 10 <sup>-12</sup> pico- 10 <sup>-24</sup> yocto-

Copyright 2005 by Elsevier, Inc., All rights reserved. From Patterson and Hennessy, Computer Organization and Design, 3rd ed.

Student	Ш·
Student	Ш:

### **Appendix 3: ASCII Code Table**

## Dec = Decimal; Hex = Hexadecimal; Char = Character

Dec	Hex	Char	Dec	Нех	Char	Dec	Hex	Char	Dec	Hex	Char
0	00	Null	32	20	Space	64	40	0	96	60	,
1	01	Start of heading	33	21	ļ	65	41	A	97	61	а
2	02	Start of text	34	22	"	66	42	В	98	62	b
3	03	End of text	35	23	#	67	43	C	99	63	С
4	04	End of transmit	36	24	\$	68	44	D	100	64	d
5	05	Enquiry	37	25	<u>*</u>	69	45	E	101	65	e
6	06	Acknowledge	38	26	&	70	46	F	102	66	f
7	07	Audible bell	39	27	Ť	71	47	G	103	67	g
8	08	Backspace	40	28	(	72	48	H	104	68	h
9	09	Horizontal tab	41	29	)	73	49	I	105	69	i
10	OA	Line feed	42	2A	*	74	41	J	106	6A	j
11	OB	Vertical tab	43	2B	+	75	4B	K	107	6B	k
12	OC	Form feed	44	20	,	76	4C	L	108	6C	1
13	OD	Carriage return	45	21	-	77	4D	M	109	6D	m
14	OE	Shift out	46	2E		78	4E	N	110	6E	n
15	OF	Shift in	47	2F	1	79	4F	0	111	6F	0
16	10	Data link escape	48	30	0	80	50	P	112	70	p
17	11	Device control 1	49	31	1	81	51	Q	113	71	q
18	12	Device control 2	50	32	2	82	52	R	114	72	r
19	13	Device control 3	51	33	3	83	53	S	115	73	3
20	14	Device control 4	52	34	4	84	54	Т	116	74	t
21	15	Neg. acknowledge	53	35	5	85	55	U	117	75	u
22	16	Synchronous idle	54	36	6	86	56	V	118	76	v
23	17	End trans, block	55	37	7	87	57	v	119	77	v
24	18	Cancel	56	38	8	88	58	X	120	78	х
25	19	End of medium	57	39	9	89	59	Y	121	79	У
26	1A	Substitution	58	3A	:	90	5A	Z	122	7A	Z
27	1B	Escape	59	3B	;	91	5B	]	123	7B	{
28	1C	File separator	60	3 C	<	92	5C	١	124	7C	1
29	1D	Group separator	61	3 D	=	93	5D	]	125	7D	}
30	1E	Record separator	62	3 <b>E</b>	>	94	5E	٨	126	7E	~
31	1F	Unit separator	63	3 <b>F</b>	?	95	5F		127	7 <b>F</b>	