THE HONG KONG UNIVERSITY OF SCIENCE & TECHNOLOGY

Computer Organization (COMP 2611)

Spring Semester, 2014

Final Examination

May 23, 2014

Name:	Student ID:
Email:	Lab Section Number:

Instructions:

- 1. This examination paper consists of 13 pages in total, including 7 questions within 11 pages, 2 appendices.
- 2. Please do NOT use pencils in answering the questions.
- 3. Please write your name, student ID, email and lab section number on this page.
- 4. Please answer all the questions in the spaces provided on the examination paper.
- 5. Please read each question very carefully, answer clearly and to the point. Make sure that your answers are neatly written.
- 6. Keep all pages stapled together. You can tear off the appendix only.
- 7. Calculator and electronic devices are not allowed.
- 8. The examination period will last for 2.5 hours.
- 9. Stop writing immediately when the time is up.

Question	Percentage %	Marker
1 Cache Performance	12	
2 Cache Architecture	15	
3 Single-cycle Datapath & Control	13	
4 Multi-cycle Datapath & Control	20	
5 MIPS Recursion	15	
6 MIPS Programming	10	
7 Pipeline	15	
TOTAL	100	

Question 1: Cache Performance (12 marks)

- a) The average memory access latency for a microprocessor with a single level cache is 2.4 clock cycles. If the data is present in the cache, it takes 1 clock cycle to fetch. Otherwise, (if data is not in the cache), 80 clock cycles are necessary to get it from the main memory. We want to improve the average memory access latency to 1.5 clock cycles by adding a 2nd level of cache on chip. This 2nd level of cache can be accessed in 6 clock cycles, and does not affect the first level cache access patterns and hit times, nor the access time to the main memory (i.e., 80 additional clock cycles).
 - 1. Give the general equation for the average memory access latency in a memory hierarchy with two-level cache, using the following notations: L1 Cache, hit time t₁, hit rate h₁; L2 Cache, hit time t₂, hit rate h₂; main memory access time t_{mem}. (2 marks)

```
Avg Latency = t_1 + (1-h_1)*t_2 + (1-h_1)*(1-h_2)*t_{mem}
```

2. What is the expected hit rate in the 2nd level cache to achieve the target speedup (from 2.4 to 1 cycle)? Briefly show your calculation steps. (6 marks)

```
With one level cache:

AMAT = hit time + miss rate1 * miss penalty

2.4 = 1 + \text{miss rate} * 80

Miss rate 1 = 1.75\%

With two level cache:

1.5 = 1 + 0.0175 * (6 + \text{miss rate2} * 80)

Miss rate 2 = 28.2\%

Hit rate 2 = 71.8\%
```

b) For a given machine, and a given program, if all the data and instructions could always be found in the first level cache, then on average the processor can finish an instruction within 2 clock cycles (i.e. the ideal CPI, CPI_{optimum} = 2).

However, measurements obtained show that the instruction miss rate is 12% and the data miss rate is 6%, and that on average, 30% of all instructions contain a data reference. The miss penalty for the cache is 10 cycles. What is the actual CPI for this program on this machine if we consider memory access overhead? (4 marks)

```
CPI = 2 + \text{instruction miss cycles} + \text{data miss cycles}
= 2 + 0.12*10 + 0.3*0.06*10
= 3.38
```

Question 2: Cache Architecture (15 marks)

a) Consider a 16-way set associative cache of size 64K bytes. If a memory address is 32 bits and the block size is 64 bytes, answer the following questions. Briefly show your calculations. (5 marks)

Number of blocks in the cache = Answer: $64K / 64 = 1024 = 2^{10}$

Number of sets in the cache = Answer: $1024 / 16 = 64 = 2^6$

Number of bits for the byte offset =

Answer: 6

Number of bits for the Index field =

Answer: 6


Number of bits for the Tag field =

Answer: 32 - 6 - 6 = 20

b) Given a 2-way set-associative cache with 3-bit tag, below is a sequence of memory accesses which are mapped to the same cache set. Assume the cache is initially empty. If LRU cache replacement strategy is used, fill in the blank below to indicate if a Hit or Miss happened to the each access. (5 marks)

	Tag f	ield of th	e memor	y accesso	es genera	ted by C	PU (from	left to r	ight):
	101	101	100	111	011	100	011	011	100
Hit/Miss	Miss	Hit	Miss	Miss	Miss	Miss	Hit	Hit	Hit
				Cache A	Access Tr	acking:			
MRU	101	101	100	111	011	100	011	011	100
LRU			101	100	111	011	100	100	011


c) Consider the following 4-way set associative cache.



Complete the last two columns of the following table for the given sequence of memory accesses. (5 marks)

Address of the memory access generated by CPU	Assigned cache set	Hit or miss?
0000 1111 0101 0010 0011 0111 0100 0110	110100	Miss
0000 1111 0101 1010 0011 0111 0100 0110	110100	Miss
0000 1111 0101 0010 0011 0111 0111 1101	110111	Miss
0000 1111 0101 0010 0011 0111 0100 0110	110100	Hit
0000 1111 0101 0010 0011 0111 0111 0110	110111	Hit
0000 1111 0101 0010 0011 0111 0100 1001	110100	Hit

Question 3: Single Cycle Datapath & Control (13 marks)



a) Instruction ori \$s0, \$t0, 20 is executed in the above single cycle datapath. Assume the values stored in registers \$s0 and \$t0 are 7 and 9 respectively. Fill in the table with the proper binary numbers that correspond to the labels in the figure above. (5 marks)

A	Address of the instruction
В	001101 01000 10000 0000 0000 0001 0100
F	0000 0000 0000 0000 0000 0000 1001
G	0000 0000 0000 0000 0000 0000 0000 0111
Ι	0000 0000 0000 0000 0000 0000 0001 0100
N	0000 0000 0000 0000 0000 0001 1101

b) Complete the following table with control signal values to execute the ori instruction. Don't care signals are represented by 'x'. (8 marks)


RegDst	Branch	MemRead	MemtoReg	ALU Control	MemWrite	ALUSrc	RegWrite
				Input (4 bits)			
0	0	0	0	0001	0	1	1

Question 4: Multi-Cycle Datapath & Control (20 marks)

Consider implementing an <u>imaginary</u> R-type instruction; *subtract memory* (submem), in MIPS. The instruction is similar to the *subtract* (sub) instruction, except that it takes the second operand (i.e. the subtrahend) from the memory address stored in register rt. The instruction format and its syntax and meaning are shown below:

Field	op	rs	rt	rd	shamt	func	
Bits	31-26	25-21	20-16	15-11	10-6	5-0	
submem	\$rd, \$r	s, \$rt	# R€	eg[\$rd]	= Reg[\$1	s] - mem	[Reg[\$rt]]


a) Make the necessary changes to the multicycle datapath below to support submem. (8 marks) Rules/Hints: i) No modification to the main functional units. No new control signals. You should only add wires, and/or expand existing multiplexers. ii) You may assume the ALU control module recognizes the instruction (from its func field) and supply the correct control signal to the ALU. iii) With assumption that memory access or ALU operations take one clock cycle to finish, the submem instruction takes 5 cycles to finish in the modified multicycle datatpath.



6

	Operations
Cycle	
Cycle 1	- Fetch
	- PC = PC + 4
Cycle 2	- Decode
	- Read rs and rt
	- Calculate the branch target (for possible beq)
Cycle 3	- Do a memory read: MDR = Mem[Reg[rt]] (memory read takes one cycle)
Cycle 4	- Send the content of MDR to the ALU as the second operand
-	- Calculate Reg[rs]- Mem[Reg[rt]] (ALU operations take one cycle)
Cycle 5	- Write back the result (ALUOut) to the rd register

b) Specify the operations done in each cycle in the table below. (6 marks)



Question 5: MIPS Recursion (15 marks)

Fill in the blanks below to implement a <u>recursive</u> Fibonacci function in MIPS code. The C definition of the function is given below in the comments of the MIPS program. You can use any of the instructions from Appendix 1, including pseudo-instructions.

```
fibo:
\#$a0 = n, $v0 = fibo(n)
\#if (n==0) return 0;
#if (n==1) return 1;
\#return(fibo(n-1)+fibo(n-2));
#Step1: save preserved registers in the stack if needed
1. addi $sp,$sp,-12
2. sw $ra,0($sp)
3. sw $s0,4($sp)
4. sw $s1,8($sp)
                         # $s0, $s1 are optional
#Step 2: check the base case
\#Jump to return0 if n==0, jump to return1 if n==1
5. add $s0,$a0,$zero
6. addi $t1,$zero,1
7. beg $s0,$zero,return0
8. beq $s0,$t1,return1
#Step 3: handle the recursive case
9. addi $a0,$s0,-1
10. jal fibo
11. add $s1,$zero,$v0
                            #s1=fibo(n-1)
12. addi $a0,$s0,-2
13. jal fibo
                            #v0=fibo(n-2)
14. add $v0,$v0,$s1
                            #v0=fibo(n-2)+$s1
#Step 4: restore the registers from stack and fib exits
exitfib:
15. lw $ra,0($sp)
                          #read registers from stack
16. lw $s0,4($sp)
17. lw $s1,8($sp)
18. addi $sp,$sp,12
                          #bring back stack pointer
19. jr $ra
return1:
 li $v0,1
 j exitfib
return0:
 li $v0,0
 j exitfib
```

Question 6: MIPS Programming (10 marks)

a) A single precision IEEE 754 number is stored in memory at address labelled X. Write the shortest sequence of MIPS instructions to multiply this number by 2, and store the result back at memory address X. Accomplish this without using any floating point instructions. You can assume no overflow happens. (4 marks)

- b) Write a MIPS procedure to detect if overflow took place or not for the addition of two unsigned integers stored in registers \$t1 and \$t2.
 - i) Write the condition under which overflow occurs for the addition of \$t1\$ and \$t2\$ (2 marks)

```
$t1 + $t2 > 2^{32}-1
```

```
Other correct answers:

$t1 + $t2 < $t1 or $t1 + $t2 < $t2

($t1 + $t2) - $t1($t2) neq $t2($t1)
```

ii) Provide a sequence of MIPS instructions to detect such overflow. (4 marks)

Based on c, the condition of overflow for the addition of two unsigned numbers leads to

```
$\frac{1}{2} > 2^{32} - $\frac{1}{2} - 1 = not $\frac{1}{2}$

So we have

\[
\frac{addu}{addu} \frac{5}{2} \frac{1}{2}, \frac{5}{2} \frac{1}{2} \frac
```

Question 7: Pipelining (15 marks)

a) The pipelined datapath that we have discussed in class is broken down into 5 steps: instruction fetch (IF), decode and register read (ID), ALU operation (EX), memory access (MEM) and result write back (WB).

Assuming each step taks a number of picoseconds (10⁻¹² s) to finish as follows:

IF	ID	EX	MEM	WB
305ps	275ps	280ps	305ps	250ps

i) What would be the clock cycle duration for this datapath if we want to build an efficient pipeline and why (2 marks)

Answer: clock cycle needs to be long enough to cover the slowest stage, so 305ps

ii) In this datapath, assuming there are neither hazards nor stalls (ideal case), how long does it take to execute an instruction? (2 marks)

Answer:

1 instruction would need to proceed through all 5 stages of the pipeline So $305*5=1525~\mathrm{ps}$

iii) Assuming N add instructions are executed. If they don't have any data dependencies, what is the speedup of a pipelined implementation when compared with a multi-cycle implementation with the same number of stages? Your answer should be an expression that is a function of N. (3 marks)

Answer:

For the multi-cycle approach:

- Each add instruction would take 4 clock cycles and each clock cycle would take 305 ps.
- Thus, the total time would be: 1220(N)

For the pipelined approach:

- For N instructions, we can apply the formula: NT + (S-1)T
- Thus, the total time would be:

```
o = 305(N) + (5-1)(305)
```


$$o = 305N + 1220 ps$$

Thus, the overall speedup is:

1220(N) / [305(N) + 1220]

b) Assume we execute the following instruction sequence in the pipeline. Our pipeline uses all possible forwarding from any stage to any stage (provided it does not violate the timing consistency). Fill in the table below with the appropriate pipeline stages (IF, ID, EX, Mem, WB) or bubbles (BUB). (4 marks)

	1	2	3	4	5	6	7	8	9	10	11
sub \$s1, \$t0, \$t1	IF	ID	EX	Mem	WB						
add \$s2, \$s0, \$s1		IF	ID	EX	Mem	WB					
add \$s5, \$s3, \$s4			IF	ID	EX	Mem	WB				
add \$s6, \$s5, \$s2				IF	ID	EX	Mem	WB			



----- End of Exam Paper -----

Appendix 1: MIPS instructions 1

	Ref	fer	ence Data		FOR- / FMT/F
	110		once Butu		NAME, MNEMONIC MAT OPERATION (Hex)
CORE INSTRUCTI	ON SE	Т		OPCODE	Branch On FP True boilt FI if(FPcond)PC=PC+4+BranchAddr (4) 11/8/1/
		FOR-		/ FUNCT	Branch On FP False bcif FI if(!FPcond)PC=PC+4+BranchAddr(4) 11/8/0 Divide div R Lo=R[rs]/R[rt]: Hi=R[rs]%R[rt] 0/-//
NAME, MNEMO		MAT	AND A STATE OF THE PERSON OF T	2 3	Divide div R Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt] 0/-/-/ Divide Unsigned divu R Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt] (6) 0/-/-/
Add	add		R[rd] = R[rs] + R[rt]	(1) $0/20_{\text{hex}}$	FP Add Single add.s FR F[fd]=F[fs]+F[ft] 11/10/
Add Immediate	addi	I	R[rt] = R[rs] + SignExtImm	(1,2) 8 _{hex}	EP A AA (EIFALEIFALL) - (EIFALEIFALL) +
Add Imm. Unsigned	addiu	I	R[rt] = R[rs] + SignExtImm	(2) 9 _{hex}	Double {F[ft],F[ft+1]}
Add Unsigned	addu	R	R[rd] = R[rs] + R[rt]	$0/21_{\rm hex}$	FP Compare Single $cx.s*$ FR FPcond = (F[fs] op F[ft]) ? 1:0 11/10/
And	and	R	R[rd] = R[rs] & R[rt]	$0/24_{hex}$	FP Compare Double FR FPcond = ({F[fs],F[fs+1]}) op 11/11/
And Immediate	andi	I	R[rt] = R[rs] & ZeroExtImm	(3) c _{hex}	Double $\{F[f], F[f+1]\} ? 1 : 0$ * (x is eq, 1t, or 1e) (op is ==, <, or <=) (y is 32, 3c, or 3e)
			if(R[rs]==R[rt])	\$1870 DECKS	FP Divide Single div.s FR Fffdl = Fffsl / Ffftl 11/10/
Branch On Equal	beq	I	PC=PC+4+BranchAddr	(4) 4 _{hex}	FP Divide $\text{div.d } FR \{F[fd], F[fd+1]\} = \{F[fs], F[fs+1]\} / 11/11/-11/11/11/11/11/11/11/11/11/11/11/$
D1-ONE	15222	I	if(R[rs]!=R[rt])	5	Double {F[tt],F[tt+1]}
Branch On Not Equa	lone	1	PC=PC+4+BranchAddr	(4) 5 _{hex}	FP Multiply Single mul.s FR F[fd] = F[fs] * F[ft] 11/10/
Jump	j	J	PC=JumpAddr	(5) 2 _{hex}	FP Multiply Double $FR = \{F[fd], F[fd+1]\} = \{F[fs], F[fs+1]\} * \{F[ft], F[ft+1]\} $
Jump And Link	jal	J	R[31]=PC+8;PC=JumpAddr	(5) 3 _{hex}	FP Subtract Single sub.s FR F[fd]=F[fs] - F[ft] 11/10/
Tump Register	jr	R	PC=R[rs]	0 / 08 _{hex}	EP Subtract (Effdl Effd+11) = (Effel Effe+11)
	1000		R[rt]={24'b0,M[R[rs]		Double Sub.d FR {F[ft],F[ft+1]}
Load Byte Unsigned	lbu	I	+SignExtImm](7:0)}	(2) 24 _{hex}	Load FP Single lwc1 I F[rt]=M[R[rs]+SignExtImm] (2) 31//-
Load Halfword	lhu	Ι	R[rt]={16'b0,M[R[rs]	(2) 25 _{hex}	Load FP Ide1 I F[rt]=M[R[rs]+SignExtImm]; (2) 35/-/-
Unsigned	THU	1	+SignExtImm](15:0)}	(2)	Double F[rt+1]=M[R[rs]+SignExtImm+4] O /-/-/-
Load Linked	11	I	R[rt] = M[R[rs] + SignExtImm]	$(2,7)$ 30_{hex}	Move From Lo mflo R R[rd] = Lo $0///$
oad Upper Imm.	lui	I	$R[rt] = \{imm, 16'b0\}$	$\mathbf{f}_{ ext{hex}}$	Move From Control mfc0 R R[rd] = CR[rs] 10/0/-
oad Word	lw	Ι	R[rt] = M[R[rs] + SignExtImm]	(2) 23 _{hex}	Multiply mult R $\{Hi,Lo\} = R[rs] * R[rt]$ 0///
Гог	nor	R	$R[rd] = \sim (R[rs] \mid R[rt])$	0/27 _{hex}	Multiply Unsigned multu $R = \{Hi,Lo\} = R[rs] * R[rt]$ (6) 0//
Or .	or		R[rd] = R[rs] R[rt]	0 / 25 _{hex}	Shift Right Arith. sra $R R[rd] = R[rt] >>> shamt$ 0//-
			and the state of t		Store FP Single swc1 I M[R[rs]+SignExtImm] = F[rt] (2) 39//-
Or Immediate	ori		R[rt] = R[rs] ZeroExtImm	(3) d _{hex}	Store FP St
Set Less Than	slt		R[rd] = (R[rs] < R[rt]) ? 1 : 0	$0/2a_{ m hex}$	M[M[18] SignExtinini 4] = I[I 1]
Set Less Than Imm.	slti	I	$R[rt] = (R[rs] \le SignExtImm)? 1$:0(2) a _{hex}	FLOATING-POINT INSTRUCTION FORMATS
Set Less Than Imm.	sltiu	I	R[rt] = (R[rs] < SignExtImm)	(2.6) b _{hex}	FR opcode fmt ft fs fd funct
			71:0	(-,-)	31 26 25 21 20 16 15 11 10 6 5
Unsigned		***	DE D. ODE T. DE ODO O A	(0) 0 / 01	
Set Less Than Unsig			R[rd] = (R[rs] < R[rt]) ? 1 : 0	(6) 0/2b _{hex}	FI opcode fmt ft immediate
Set Less Than Unsig	sltu		R[rd] = (R[rs] < R[rt]) ? 1 : 0 R[rd] = R[rt] << shamt	0 / 00 _{hex}	FI opcode fint ft immediate 31 26 25 21 20 16 15
Set Less Than Unsig Shift Left Logical		R	STREET, STREET, STREET, STORY		
Set Less Than Unsig Shift Left Logical Shift Right Logical	sll srl	R R	$\begin{split} R[rd] &= R[rt] << shamt \\ R[rd] &= R[rt] >> shamt \\ M[R[rs] + SignExtImm](7:0) &= \end{split}$	0 / 00 _{hex} 0 / 02 _{hex}	31 26 25 21 20 16 15 PSEUDOINSTRUCTION SET NAME MNEMONIC OPERATION
Set Less Than Unsig Shift Left Logical	sll	R	$\begin{split} R[rd] &= R[rt] << shamt \\ R[rd] &= R[rt] >> shamt \\ M[R[rs] &+ SignExtImm](7:0) = \\ R[rt](7:0) \end{split}$	0 / 00 _{hex}	31 26 25 21 20 16 15
set Less Than Unsig Shift Left Logical Shift Right Logical Store Byte	sll srl	R R	$\begin{split} R[rd] = R[rt] &<< shamt \\ R[rd] = R[rt] &>> shamt \\ M[R[rs] + SignExtImm](7:0) = \\ R[rt](7:0) \\ M[R[rs] + SignExtImm] = R[rt]; \end{split}$	0 / 00 _{hex} 0 / 02 _{hex} (2) 28 _{hex}	31 26 25 21 20 16 15
set Less Than Unsig Shift Left Logical Shift Right Logical Store Byte	sll srl sb	R R I	$\begin{split} R[rd] &= R[rt] <\!\!< \text{shamt} \\ R[rd] &= R[rt] >\!\!> \text{shamt} \\ M[R[rs] + SignExtImm](7:0) &= \\ R[rt](7:0) \\ M[R[rs] + SignExtImm] &= R[rt]; \\ R[rt] &= (atomic) ? 1:0 \end{split}$	$\begin{array}{c} 0 / 00_{\rm hex} \\ 0 / 02_{\rm hex} \\ \end{array}$ (2) $\begin{array}{c} 28_{\rm hex} \\ \\ 38_{\rm hex} \end{array}$	31 26 25 21 20 16 15
tet Less Than Unsig Shift Left Logical Shift Right Logical Store Byte Store Conditional	sll srl sb	R R I	$\begin{split} R[rd] &= R[rt] << shamt \\ R[rd] &= R[rt] >> shamt \\ M[R[rs] + SignExtImm](7:0) &= \\ R[rt](7:0) \\ M[R[rs] + SignExtImm] &= R[rt]; \\ R[rt] &= (atomic)? 1:0 \\ M[R[rs] + SignExtImm](15:0) &= \end{split}$	0 / 00 _{hex} 0 / 02 _{hex} (2) 28 _{hex} (2,7) 38 _{hex}	31 26 25 21 20 16 15
set Less Than Unsig Shift Left Logical Shift Right Logical Store Byte Store Conditional	sll srl sb sc	R R I I	$\begin{split} R[rd] &= R[rt] << shamt \\ R[rd] &= R[rt] >> shamt \\ M[R[rs] + SignExtImm](7:0) &= \\ R[rt](7:0) \\ M[R[rs] + SignExtImm] &= R[rt]; \\ R[rt] &= (atomic)? 1:0 \\ M[R[rs] + SignExtImm](15:0) &= \\ R[rt](15:0) \end{split}$	$0 / 00_{\text{hex}}$ $0 / 02_{\text{hex}}$ $(2) 28_{\text{hex}}$ $(2,7) 38_{\text{hex}}$ $(2) 29_{\text{hex}}$	31 26 25 21 20 16 15
tet Less Than Unsig thift Left Logical thift Right Logical tore Byte tore Conditional tore Halfword	sll srl sb sc sh	R R I I I	$\begin{split} R[rd] &= R[rt] << \operatorname{shamt} \\ R[rd] &= R[rt] >> \operatorname{shamt} \\ M[R[rs] + \operatorname{SignExtImm}](7:0) &= \\ R[rt](7:0) \\ M[R[rs] + \operatorname{SignExtImm}] &= R[rt]; \\ R[rt] &= (\operatorname{atomic})? \ 1:0 \\ M[R[rs] + \operatorname{SignExtImm}](15:0) &= \\ R[rt](15:0) \\ M[R[rs] + \operatorname{SignExtImm}] &= R[rt] \end{split}$	$\begin{array}{c} 0 / 00_{\rm hex} \\ 0 / 02_{\rm hex} \\ \end{array}$ $(2) \begin{array}{c} 28_{\rm hex} \\ (2,7) \\ \end{array}$ $(2,7) \begin{array}{c} 38_{\rm hex} \\ \\ (2) \\ \end{array}$ $(2) \begin{array}{c} 29_{\rm hex} \\ \\ \end{array}$ $(2) \begin{array}{c} 20_{\rm hex} \\ \end{array}$	31 26 25 21 20 16 15
tet Less Than Unsig thift Left Logical thift Right Logical tore Byte tore Conditional tore Halfword tore Word	sll srl sb sc sh sw sub	R R I I I I R	$\begin{split} R[rd] &= R[rt] << \operatorname{shamt} \\ R[rd] &= R[rt] >> \operatorname{shamt} \\ M[R[rs] + \operatorname{SignExtImm}](7:0) &= \\ R[rt](7:0) \\ M[R[rs] + \operatorname{SignExtImm}] &= R[rt]; \\ R[rt] &= (\operatorname{atomic})? \ 1:0 \\ M[R[rs] + \operatorname{SignExtImm}](15:0) \\ M[R[rs] + \operatorname{SignExtImm}] &= R[rt] \\ R[rt] &= R[rt] - R[rt] \\ R[rt] &= R[rs] - R[rt] \\ \end{split}$	$\begin{array}{c} 0 / 00_{\rm hex} \\ 0 / 02_{\rm hex} \\ \end{array}$ (2) $\begin{array}{c} 28_{\rm hex} \\ (2,7) & 38_{\rm hex} \\ \end{array}$ (2,7) $\begin{array}{c} 29_{\rm hex} \\ (2) & 2b_{\rm hex} \\ (1) & 0 / 22_{\rm hex} \\ \end{array}$	PSEUDOINSTRUCTION SET NAME Branch Less Than Branch Greater Than or Equal Branch Greater Than
tet Less Than Unsig thift Left Logical thift Right Logical tore Byte tore Conditional tore Halfword tore Word	sll srl sb sc sh sw sub subu	R R I I I R R	$\begin{split} R[rd] &= R[rt] << \operatorname{shamt} \\ R[rd] &= R[rt] >> \operatorname{shamt} \\ M[R[rs] + \operatorname{SignExtImm}](7:0) &= \\ R[rt](7:0) \\ M[R[rs] + \operatorname{SignExtImm}] &= R[rt]; \\ R[rt] &= (\operatorname{atomic})?\ 1:0 \\ M[R[rs] + \operatorname{SignExtImm}](15:0) &= \\ R[rt](15:0) \\ M[R[rs] + \operatorname{SignExtImm}] &= R[rt] \\ R[rd] &= R[rs] - R[rt] \\ R[rd] &= R[rs] - R[rt] \\ \end{split}$	$\begin{array}{c} 0 / 00_{\rm hex} \\ 0 / 02_{\rm hex} \\ \end{array}$ $(2) \begin{array}{c} 28_{\rm hex} \\ (2,7) \\ \end{array}$ $(2,7) \begin{array}{c} 38_{\rm hex} \\ \\ (2) \\ \end{array}$ $(2) \begin{array}{c} 29_{\rm hex} \\ \\ \end{array}$ $(2) \begin{array}{c} 20_{\rm hex} \\ \end{array}$	PSEUDOINSTRUCTION SET NAME NAME Branch Less Than Branch Greater Than Branch Greater Than or Equal Branch Greater Than Branch Less Than or Equal Branch Greater Than Branch
tet Less Than Unsig thift Left Logical thift Right Logical tore Byte tore Conditional tore Halfword tore Word	sll srl sb sc sh sw sub subu (1) Ma	R R I I I R R ay caus	R[rd] = R[rt] << shamt R[rd] = R[rt] >> shamt M[R[rs]+SignExtImm](7:0) = R[rt](7:0) M[R[rs]+SignExtImm] = R[rt]; R[rt] = (atomic) ? 1 : 0 M[R[rs]+SignExtImm](15:0) = R[rt](15:0) M[R[rs]+SignExtImm] = R[rt] R[rd] = R[rs] - R[rt] R[rd] = R[rs] - R[rt] se overflow exception	$\begin{array}{c} 0/00_{\rm hex} \\ 0/02_{\rm hex} \\ \end{array}$ (2) $\begin{array}{c} 28_{\rm hex} \\ (2,7) \\ \end{array}$ (2,7) $\begin{array}{c} 38_{\rm hex} \\ (2) \\ 29_{\rm hex} \\ (2) \\ 2b_{\rm hex} \\ (1) \\ 0/22_{\rm hex} \\ 0/23_{\rm hex} \end{array}$	PSEUDOINSTRUCTION SET NAME MNEMONIC Branch Less Than Branch Greater Than Branch Greater Than or Equal Branch Greater Than Branch Great
set Less Than Unsig Shift Left Logical Shift Right Logical Store Byte Store Conditional Store Halfword Store Word	sll srl sb sc sh sw sub subu (1) Ma (2) Sig	R R I I R R R oy caus	$\begin{split} R[rd] &= R[rt] << \operatorname{shamt} \\ R[rd] &= R[rt] >> \operatorname{shamt} \\ M[R[rs] + \operatorname{SignExtImm}](7:0) &= \\ R[rt](7:0) \\ M[R[rs] + \operatorname{SignExtImm}] &= R[rt]; \\ R[rt] &= (\operatorname{atomic})?\ 1:0 \\ M[R[rs] + \operatorname{SignExtImm}](15:0) &= \\ R[rt](15:0) \\ M[R[rs] + \operatorname{SignExtImm}] &= R[rt] \\ R[rd] &= R[rs] - R[rt] \\ R[rd] &= R[rs] - R[rt] \\ \end{split}$	$\begin{array}{c} 0/00_{\rm hex} \\ 0/02_{\rm hex} \\ \end{array}$ (2) $\begin{array}{c} 28_{\rm hex} \\ (2,7) \\ \end{array}$ (2,7) $\begin{array}{c} 38_{\rm hex} \\ (2) \\ 29_{\rm hex} \\ (2) \\ 2b_{\rm hex} \\ (1) \\ 0/22_{\rm hex} \\ 0/23_{\rm hex} \end{array}$	PSEUDOINSTRUCTION SET NAME MNEMONIC OPERATION
tet Less Than Unsig thift Left Logical thift Right Logical tore Byte tore Conditional tore Halfword tore Word	sll srl sb sc sh sw sub subu (1) Ma (2) Sig (3) Zer (4) Bra	R R I I I R R coextination	R[rd] = R[rt] << shamt R[rd] = R[rt] >> shamt M[R[rs]+SignExtImm](7:0) = R[rt](7:0) M[R[rs]+SignExtImm] = R[rt]; R[rt] = (atomic)? 1:0 M[R[rs]+SignExtImm](15:0) = R[rt](15:0) M[R[rs]+SignExtImm] = R[rt] R[rd] = R[rs] - R[rt] R[rd] = R[rs] - R[rt] se overflow exception mm = { 16{immediate[15]}, imm mm = { 16{immediate[15]}, immediate } iddr = { 14{immediate[15]}, immediate }	0 / 00 _{hex} 0 / 00 _{hex} 28 _{hex} (2,7) 38 _{hex} (2,7) 29 _{hex} (2) 2b _{hex} (1) 0 / 22 _{hex} 0 / 23 _{hex} nediate }	PSEUDOINSTRUCTION SET NAME Branch Less Than Branch Greater Than or Equal
tet Less Than Unsig thift Left Logical thift Right Logical tore Byte tore Conditional tore Halfword tore Word	sll srl sb sc sh sw sub (1) Ma (2) Sig (3) Zer (4) Bra (5) Jun	R R I I I R R R Sy cause SpExtI SoExtI SunchA	R[rd] = R[rt] << shamt R[rd] = R[rt] >> shamt M[R[rs]+SignExtImm](7:0) =	0 / 00 _{hex} 0 / 00 _{hex} 0 / 00 _{hex} (2) 28 _{hex} (2,7) 38 _{hex} (2) 29 _{hex} (2) 2b _{hex} (1) 0 / 22 _{hex} 0 / 23 _{hex} nediate }	PSEUDOINSTRUCTION SET NAME MNEMONIC OPERATION
set Less Than Unsig Shift Left Logical Shift Right Logical Store Byte Store Conditional Store Halfword Store Word	sll srl sb sc sh sw sub subu (1) Ma (2) Sig (3) Zer (4) Bra (5) Jun (6) Opo	R R I I I R R R cause	R[rd] = R[rt] << shamt R[rd] = R[rt] >> shamt M[R[rs]+SignExtImm](7:0) =	0 / 00 _{hex} 0 / 00 _{hex} 0 / 02 _{hex} (2) 28 _{hex} (2,7) 38 _{hex} (2) 29 _{hex} (1) 0 / 22 _{hex} 0 / 23 _{hex} mediate } rediate, 2'b0) bo) ss. 2's comp.)	PSEUDOINSTRUCTION SET NAME NAME Branch Less Than Branch Greater Than Branch Greater Than or Equal Branch Greater Than Branch Greater
set Less Than Unsig Shift Left Logical Shift Right Logical Store Byte Store Conditional Store Halfword Store Word Subtract Subtract Unsigned	sll srl sb sc sh sw sub subu (1) Ma (2) Sig (3) Zer (4) Bra (5) Jun (6) Ope (7) Ato	R R I I I R R R coExtI coExtI coCan contact co	R[rd] = R[rt] << shamt R[rd] = R[rt] >> shamt M[R[rs]+SignExtImm](7:0) =	0 / 00 _{hex} 0 / 00 _{hex} 0 / 02 _{hex} (2) 28 _{hex} (2,7) 38 _{hex} (2) 29 _{hex} (1) 0 / 22 _{hex} 0 / 23 _{hex} mediate } rediate, 2'b0) bo) ss. 2's comp.)	PSEUDOINSTRUCTION SET NAME NAME Branch Less Than Branch Greater Than Branch Greater Than or Equal Branch Greater Than Branch Greater
Set Less Than Unsig Shift Left Logical Shift Right Logical Store Byte Store Conditional Store Halfword Store Word Subtract Subtract Unsigned	s11 sr1 sb sc sh sw sub (1) Ma (2) Sig (3) Zer (4) Bra (5) Jun (6) Ope (7) Ato	R R I I I R R R oExtI nnchA npAdderande to DRMA	R[rd] = R[rt] << shamt R[rd] = R[rt] >> shamt M[R[rs]+SignExtImm](7:0) =	0 / 00 _{hex} 0 / 00 _{hex} 0 / 02 _{hex} (2) 28 _{hex} (2,7) 38 _{hex} (2) 2b _{hex} (1) 0 / 22 _{hex} 0 / 23 _{hex} mediate } rediate, 2'b0) bo) ss. 2's comp.) nic, 0 if not atomic	PSEUDOINSTRUCTION SET NAME MNEMONIC OPERATION
Set Less Than Unsigner Left Logical Shift Right Logical Store Byte Store Conditional Store Halfword Store Word Subtract Subtract Unsigned BASIC INSTRUCTI R opcode	s11 sr1 sb sc sh sw sub subu (1) Ma (2) Sig (3) Zer (4) Bra (5) Jun (6) Ope (7) Ato	R R I I I R R R oExtI nnchA npAdderande to DRMA	R[rd] = R[rt] << shamt R[rd] = R[rt] >> shamt M[R[rs]+SignExtImm](7:0) = R[rt](7:0) M[R[rs]+SignExtImm] = R[rt]; R[rt] = (atomic)? 1:0 M[R[rs]+SignExtImm](15:0) = R[rt](15:0) M[R[rs]+SignExtImm] = R[rt] R[rd] = R[rs] - R[rt] R[rd] = R[rs] - R[rt] R[rd] = R[rs] - R[rt] se overflow exception mm = { 16{ 16* mmediate[15]}, imm mm = { 16{ 16* 10*, immediate} } ddr = { 14{ immediate[15]}, imm dr = { PC+4[31:28], address, 2*1s considered unsigned numbers (vest&set pair; R[rt] = 1 if pair atom tTS rt rd shamt	0 / 00 _{hex} 0 / 00 _{hex} 0 / 00 _{hex} (2) 28 _{hex} (2,7) 38 _{hex} (2) 29 _{hex} (1) 0 / 22 _{hex} 0 / 23 _{hex} nediate) sediate, 2'b0) bo) ss. 2's comp.) nic, 0 if not atomic	PSEUDOINSTRUCTION SET NAME MNEMONIC OPERATION
set Less Than Unsig Shift Left Logical Shift Right Logical Store Byte Store Conditional Store Halfword Store Word Subtract Subtract Unsigned BASIC INSTRUCTI R opcode	s11 sr1 sb sc sh sw sub subu (1) Ma (2) Sig (3) Zer (4) Bra (5) Jun (6) Opp (7) Ato	R R I I I R R R R N N N R R R R R R R R	R[rd] = R[rt] << shamt R[rd] = R[rt] >> shamt M[R[rs]+SignExtImm](7:0) = R[rt](7:0) M[R[rs]+SignExtImm] = R[rt]; R[rt] = (atomic)? 1:0 M[R[rs]+SignExtImm](15:0) = R[rt](15:0) M[R[rs]+SignExtImm] = R[rt] R[rd] = R[rs] - R[rt] R[rd] = R[rs] - R[rt] R[rd] = R[rs] - R[rt] se overflow exception mm = { 16{ immediate[15]}, imm mm = { 164 ib*0}, immediate } ddr = { 14{ immediate[15]}, imm dr = { PC+4[31:28], address, 2*1s considered unsigned numbers (vest&set pair; R[rt] = 1 if pair atom NTS rt rd sham 20 16 15 11 10	0 / 00 _{hex} 0 / 00 _{hex} 0 / 00 _{hex} (2) 28 _{hex} (2,7) 38 _{hex} (2) 29 _{hex} (2) 2b _{hex} (1) 0 / 22 _{hex} 0 / 23 _{hex} nediate } sediate , 2'b0 } bo } ys. 2's comp.) ric, 0 if not atomic at funct	PSEUDOINSTRUCTION SET NAME MNEMONIC OPERATION
Set Less Than Unsig Shift Left Logical Shift Right Logical Store Byte Store Conditional Store Halfword Store Word Subtract Subtract Unsigned BASIC INSTRUCTI R opcode 31 opcode	stl	R R I I I R R R N S S S S S S S S S S S S S S S S	R[rd] = R[rt] << shamt	0 / 00 _{hex} 0 / 00 _{hex} 0 / 00 _{hex} (2) 28 _{hex} (2,7) 38 _{hex} (2) 29 _{hex} (1) 0 / 22 _{hex} 0 / 23 _{hex} nediate } nediate, 2'b0 } b0 } rs. 2's comp.) nic, 0 if not atomic nt funct 6 5 0 diate	PSEUDOINSTRUCTION SET NAME MNEMONIC OPERATION
Set Less Than Unsig Shift Left Logical Shift Right Logical Store Byte Store Conditional Store Halfword Store Word Subtract Subtract Unsigned BASIC INSTRUCTI R opcode 31 opcode	s11 sr1 sb sc sh sw sub subu (1) Ma (2) Sig (3) Zer (4) Bra (5) Jun (6) Opp (7) Ato	R R I I I R R R N N N N N N N N N N N N	R[rd] = R[rt] << shamt R[rd] = R[rt] >> shamt M[R[rs]+SignExtImm](7:0) = R[rt](7:0) M[R[rs]+SignExtImm] = R[rt]; R[rt] = (atomic)? 1:0 M[R[rs]+SignExtImm](15:0) = R[rt](15:0) M[R[rs]+SignExtImm] = R[rt] R[rd] = R[rs] - R[rt] R[rd] = R[rs] - R[rt] R[rd] = R[rs] - R[rt] se overflow exception mm = { 16{ immediate[15]}, imm mm = { 164 ib*0}, immediate } ddr = { 14{ immediate[15]}, imm dr = { PC+4[31:28], address, 2*1s considered unsigned numbers (vest&set pair; R[rt] = 1 if pair atom NTS rt rd sham 20 16 15 11 10	0 / 00 _{hex} 0 / 00 _{hex} 0 / 00 _{hex} (2) 28 _{hex} (2,7) 38 _{hex} (2) 29 _{hex} (2) 2b _{hex} (1) 0 / 22 _{hex} 0 / 23 _{hex} nediate } sediate , 2'b0 } bo } ys. 2's comp.) ric, 0 if not atomic at funct	PSEUDOINSTRUCTION SET

Appendix 2: MIPS instructions 2

		E CONVER								STANDARD IEEE 754 Symbols
		(2) MIPS	Discours	Deci-	Hexa-	ASCII			ASCII	Exponent Fraction Obje
ode	funct	funct	Binary	mal	dec1-	Char-	mal	deci-	Char-	$(-1)^{S} \times (1 + Fraction) \times 2^{(Exponent-Bias)}$ 0 0 ± 0
:26)	(5:0) s11	(5:0)	00 0000	0	mal	acter	64	mal 40	acter	where Single Precision Bias = 127, $0 \neq 0 \pm Den$
)	SIL	add.f sub.f	00 0000	1	1	SOH	65	41	(a) A	Double Precision Bias = 1023 . 1 to MAX - 1 anything \pm Fl. Pt.
	srl	mul.f	00 0010	2	2	STX	66	42	В	Double Hecksloff Blas = 1023. MAX 0 ±∞
1	sra	div.f	00 0011	3	3	ETX	67	43	c	IEEE Single Precision and MAX ≠0 Nat
d T	sllv	sqrt.f	00 0100	4	4	EOT	68	44	D	
2 e		abs.f	00 0101	5	5	ENO	69	45	E	Double Precision Formats: S.P. MAX = 255, D.P. MAX = 2
ez	srlv	mov.f	00 0110		6	ACK	70	46	F	S Exponent Fraction
tz	srav	neg.f	00 0111	7	7	BEL	71	47	G	31 30 23 22 0
idi	jr	22.20	00 1000	8	8	BS	72	48	H	S Exponent Fraction
ddiu	jalr		00 1001	9	9	HT	73	49	I	63 62 52 51 0
Lti	movz		00 1010		a	LF	74	4a	J	MEMORY ALLOCATION STACK FRAME
ltiu	movn		00 1011	11	b	VT	75	4b	K	
ndi		round.w.f		12 13	c d	FF CR	76 77	4c 4d	L M	\$sp 7fff fffc, Stack Mem
ni.	break	trunc.wf	00 1101 00 1110		e e	SO	78	4a 4e	N	Argument o Address
ori 11	svnc	ceil.w.f floor.w.f		15	f	SI	79	4f	O	\$fp — Argument 5
11	mfhi	11001.	01 0000	16	10	DLE	80	50	P	
)	mthi		01 0001	17	11	DCI	81	51	Q	Dynamic Data Saved Registers Stack
7	mflo	movz.f	01 0010	18	12	DC2	82	52	Ř	\$gp - 1000 8000 _{hex} Dynamic Data Stack Grow
	mtlo	movn.f	01 0011	19	13	DC3	83	53	S	manufactures and the same as the
	en annualité		01 0100	20	14	DC4	84	54	T	1000 0000 _{hex} Static Data Local Variables
			01 0101	21	15	NAK	85	55	U	SSD
			01 0110		16	SYN	86	56	V	lext
			01 0111	23	17	ETB	87	57	W	pc ->0040 0000 _{hex} Lowe Mem-
	mult		01 1000		18	CAN	88	58	X	A ddre
	multu		01 1001	25	19	EM	89	59	Y	0 _{hex} Reserved
	div		01 1010	26 27	1a	SUB	90 91	5a	Z	DATA ALIONIMENT
	divu		01 1011	0.45.565	1b 1c	FS	91	5b 5c	_]	DATA ALIGNMENT
			01 1101	29	1d	GS	93	5d	1	Double Word
			01 1110		le	RS	94	5e	ž	Word Word
			01 1111	31	1f	US	95	5f	2000	
.b	add	cvt.s.f	10 0000	32	20	Space	96	60		Halfword Halfword Halfword
Lh	addu	cvt.df	10 0001	33	21	!	97	61	a	Byte Byte Byte Byte Byte Byte Byte Byte
.wl	sub		10 0010		22	"	98	62	ь	0 1 2 3 4 5 6 7
LW	subu		10 0011	35	23	#	99	63	c	Value of three least significant bits of byte address (Big Endian)
.bu	and	cvt.wf	10 0100		24	\$	100	64	d	EXCEPTION CONTROL REGISTERS: CAUSE AND STATUS
.hu	or		10 0101	37 38	25 26	%	101	65	e f	B Interrupt Exception
LWY	xor nor		10 0110 10 0111	39	27	&	102	66 67		D Mask Code
b	HOL		10 1000		28	- (103	68	g h	31 15 8 6 2
ih			10 1001	41	29	Ď	105	69	i	Pending U E I
wl	slt		10 1010		2a	*	106	6a	j	Interrupt M L E
W	sltu		10 1011	43	2b	4	107	6b	k	15 8 4 1 0
			10 1100	44	2c	,	108	6c	1	BD = Branch Delay, UM = User Mode, EL = Exception Level, IE =Interrupt Enabl
			10 1101	45	2d	-	109	6d	m	EXCEPTION CODES
wr			10 1110	46	2e	2	110	6e	n	Number Name Cause of Exception Number Name Cause of Exception
ache		,	10 1111	47	2f	/	111	6f	0	THE BOOK OF THE COLOR OF THE COLOR OF THE PROPERTY OF THE PROP
1	tge	c.f.f	11 0000	48	30	0	112	70	р	Address Error Evention Pegarrad Instruction
wc1	tgeu	c.un.f	11 0001	49	31	1	113	71	q	4 AdEL (load or instruction fetch) 10 RI Reserved instruction
wc2	tlt	c.eqf	11 0010 11 0011	50 51	32 33	2 3	114	72 73	Г	Address From Evention Connessor
ref	tltu teq	c.ueq.f	11 0100		34	4	116	74	s t	5 AdES (store) 11 CpU Coprocessor Unimplemented
dc1	sed	c.ult.f	11 0101	53	35	5	117	75	u	Bus Firor on Arithmetic Overflox
dc2	tne	c.ole.f	11 0110		36	6	118	76	v	6 BE Instruction Fetch 12 Ov Exception
	dinami	c.ule,f	11 0111	55	37	7	119	77	w	Pue Error on
C		c.sf.f	11 1000	56	38	8	120	78	X	7 DBE Load or Store 13 Tr Trap
wc1		c.ngle f	11 1001	57	39	9	121	79	у	8 Sys Syscall Exception 15 FPE Floating Point Except
		c.seq f	11 1010		3a	8	122	7a	z	o bys byscan Exception 15 FTE Floating Fount Except
0.000		c.ngl f	11 1011	59	3b	;	123	7b	{	SIZE PREFIXES (10 ^X for Disk, Communication; 2 ^X for Memory)
1020000		c.1t.f	11 1100	60	3c	<	124	7c		PRE- PRE- PRE- PRE- PRE-
wc2		c.nge.f	11 1101	61	3d	=	125	7d)	SIZE FIX SIZE FIX SIZE FIX SIZE FIX
wc2 dc1			1 44 4440	62	3e	>	126	7e	~	
wc2 dc1		c.le f	11 1110	50000			1 107	7f	TATAL	10 ³ , 2 ¹⁰ Kilo- 10 ¹⁵ , 2 ⁵⁰ Peta- 10 ⁻³ milli- 10 ⁻¹⁵ femto-
dc1	121-121	c.le f	11 1111	63	3f	?	127	71	DEL	
wc2 dc1 dc2	de(31:26) =	c.lef c.ngtf == 0	11 1111				200			10 ⁶ , 2 ²⁰ Mega- 10 ¹⁸ , 2 ⁶⁰ Exa- 10 ⁻⁶ micro- 10 ⁻¹⁸ atto-
dc1 dc2) opco	de(31:26) =	c.lef c.ngt f == 0 == 17 _{ten} (11 ₁	11 1111 nex); if fm	ıt(25:2			200			10 ⁶ , 2 ²⁰ Mega- 10 ¹⁸ , 2 ⁶⁰ Exa- 10 ⁻⁶ micro- 10 ⁻¹⁸ atto-
de1 de2 opco	de(31:26) =	c.lef c.ngtf == 0	11 1111 nex); if fm	ıt(25:2			200			10 ⁶ , 2 ²⁰ Mega- 10 ¹⁸ , 2 ⁶⁰ Exa- 10 ⁻⁶ micro- 10 ⁻¹⁸ atto-

MIPS Reference Data Card ("Green Card") 1. Pull along perforation to separate card 2. Fold bottom side (columns 3 and 4) together

Copyright 2009 by Elsevier, Inc., All rights reserved. From Patterson and Hennessy, Computer Organization and Design, 4th ed.