


- [reg]: contents of the register
- imm: 16-bit immediate field of the I-type instruction
- addr: 26-bit address field of the J-type instruction
- SignImm: 32-bit sign-extended immediate = $\{ \{16\{\text{imm}[15]\} \}, \text{imm} \}$
- ZeroImm: 32-bit zero-extended immediate = $\{16'b0, \text{imm}\}$
- Address: $[\text{rs}] + \text{SignImm}$
- [Address]: contents of memory location Address
- BTA: branch target address = $\text{PC} + 4 + (\text{SignImm} \ll 2)$
- JTA: jump target address = $\{(\text{PC} + 4)[31:28], \text{addr}, 2'b0\}$
- label: text indicating an instruction location

MIPS פקודות

Opcode	Name	Description	Operation
000000 (0)	R-type	all R-type instructions	see Table B.2
000001 (1)	bltz rs, label / (rt = 0/1) bgez rs, label	branch less than zero/branch greater than or equal to zero	if ($[\text{rs}] < 0$) PC = BTA/ if ($[\text{rs}] \geq 0$) PC = BTA
000010 (2)	j label	jump	PC = JTA
000011 (3)	jal label	jump and link	$\$ra = \text{PC} + 4$, PC = JTA
000100 (4)	beq rs, rt, label	branch if equal	if ($[\text{rs}] == [\text{rt}]$) PC = BTA
000101 (5)	bne rs, rt, label	branch if not equal	if ($[\text{rs}] != [\text{rt}]$) PC = BTA
000110 (6)	blez rs, label	branch if less than or equal to zero	if ($[\text{rs}] \leq 0$) PC = BTA
000111 (7)	bgtz rs, label	branch if greater than zero	if ($[\text{rs}] > 0$) PC = BTA
001000 (8)	addi rt, rs, imm	add immediate	$[\text{rt}] = [\text{rs}] + \text{SignImm}$
001001 (9)	addiu rt, rs, imm	add immediate unsigned	$[\text{rt}] = [\text{rs}] + \text{SignImm}$
001010 (10)	slti rt, rs, imm	set less than immediate	$[\text{rs}] < \text{SignImm} ? [\text{rt}] = 1 : [\text{rt}] = 0$
001011 (11)	sltiu rt, rs, imm	set less than immediate unsigned	$[\text{rs}] < \text{SignImm} ? [\text{rt}] = 1 : [\text{rt}] = 0$
001100 (12)	andi rt, rs, imm	and immediate	$[\text{rt}] = [\text{rs}] \& \text{ZeroImm}$
001101 (13)	ori rt, rs, imm	or immediate	$[\text{rt}] = [\text{rs}] \mid \text{ZeroImm}$
001110 (14)	xori rt, rs, imm	xor immediate	$[\text{rt}] = [\text{rs}] \wedge \text{ZeroImm}$
001111 (15)	lui rt, imm	load upper immediate	$[\text{rt}] = \{\text{imm}, 16'b0\}$
010000 (16)	mfc0 rt, rd / (rs = 0/4) mtc0 rt, rd	move from/to coprocessor 0	$[\text{rt}] = [\text{rd}] / [\text{rd}] = [\text{rt}]$ (rd is in coprocessor 0)
010001 (17)	F-type	fop = 16/17: F-type instructions	see Table B.3
010001 (17)	bc1f label / (rt = 0/1) bc1t label	fop = 8: branch if fpcond is FALSE/TRUE	if (fpcond == 0) PC = BTA/ if (fpcond == 1) PC = BTA
011100 (28)	mul rd, rs, rt (func = 2)	multiply (32-bit result)	$[\text{rd}] = [\text{rs}] \times [\text{rt}]$
100000 (32)	lb rt, imm(rs)	load byte	$[\text{rt}] = \text{SignExt}([\text{Address}]_{7:0})$
100001 (33)	lh rt, imm(rs)	load halfword	$[\text{rt}] = \text{SignExt}([\text{Address}]_{15:0})$
100011 (35)	lw rt, imm(rs)	load word	$[\text{rt}] = [\text{Address}]$
100100 (36)	lbu rt, imm(rs)	load byte unsigned	$[\text{rt}] = \text{ZeroExt}([\text{Address}]_{7:0})$
100101 (37)	lhu rt, imm(rs)	load halfword unsigned	$[\text{rt}] = \text{ZeroExt}([\text{Address}]_{15:0})$
101000 (40)	sb rt, imm(rs)	store byte	$[\text{Address}]_{7:0} = [\text{rt}]_{7:0}$
101001 (41)	sh rt, imm(rs)	store halfword	$[\text{Address}]_{15:0} = [\text{rt}]_{15:0}$
101011 (43)	sw rt, imm(rs)	store word	$[\text{Address}] = [\text{rt}]$
110001 (49)	lwc1 ft, imm(rs)	load word to FP coprocessor 1	$[\text{ft}] = [\text{Address}]$
111001 (56)	swc1 ft, imm(rs)	store word to FP coprocessor 1	$[\text{Address}] = [\text{ft}]$



R type פקודות

Funct	Name	Description	Operation
000000 (0)	sll rd, rt, shamt	shift left logical	[rd] = [rt] << shamt
000010 (2)	srl rd, rt, shamt	shift right logical	[rd] = [rt] >> shamt
000011 (3)	sra rd, rt, shamt	shift right arithmetic	[rd] = [rt] >>> shamt
000100 (4)	sllv rd, rt, rs	shift left logical variable	[rd] = [rt] << [rs] _{4:0}
000110 (6)	srlv rd, rt, rs	shift right logical variable	[rd] = [rt] >> [rs] _{4:0}
000111 (7)	srav rd, rt, rs	shift right arithmetic variable	[rd] = [rt] >>> [rs] _{4:0}
001000 (8)	jr rs	jump register	PC = [rs]
001001 (9)	jalr rs	jump and link register	\$ra = PC + 4, PC = [rs]
001100 (12)	syscall	system call	system call exception
001101 (13)	break	break	break exception
010000 (16)	mfhi rd	move from hi	[rd] = [hi]
010001 (17)	mthi rs	move to hi	[hi] = [rs]
010010 (18)	mflo rd	move from lo	[rd] = [lo]
010011 (19)	mtlo rs	move to lo	[lo] = [rs]
011000 (24)	mult rs, rt	multiply	{[hi], [lo]} = [rs] × [rt]
011001 (25)	multu rs, rt	multiply unsigned	{[hi], [lo]} = [rs] × [rt]
011010 (26)	div rs, rt	divide	[lo] = [rs]/[rt], [hi] = [rs]%[rt]
011011 (27)	divu rs, rt	divide unsigned	[lo] = [rs]/[rt], [hi] = [rs]%[rt]
100000 (32)	add rd, rs, rt	add	[rd] = [rs] + [rt]
100001 (33)	addu rd, rs, rt	add unsigned	[rd] = [rs] + [rt]
100010 (34)	sub rd, rs, rt	subtract	[rd] = [rs] - [rt]
100011 (35)	subu rd, rs, rt	subtract unsigned	[rd] = [rs] - [rt]
100100 (36)	and rd, rs, rt	and	[rd] = [rs] & [rt]
100101 (37)	or rd, rs, rt	or	[rd] = [rs] [rt]
100110 (38)	xor rd, rs, rt	xor	[rd] = [rs] ^ [rt]
100111 (39)	nor rd, rs, rt	nor	[rd] = ~([rs] [rt])
101010 (42)	slt rd, rs, rt	set less than	[rs] < [rt] ? [rd] = 1 : [rd] = 0
101011 (43)	sltu rd, rs, rt	set less than unsigned	[rs] < [rt] ? [rd] = 1 : [rd] = 0