EEL 4712C - Digital Design: Lab Report

Cole Rottenberg 11062528

Due Date

Prelab Report

Prelab Design and Implementation

Part 1: RTL Compenent Design and Simulation

1. 8-bit Encoder

Figure 1: 8-bit Encoder Implementation



Figure 2: 8-bit Encoder Simulation

2. 8-bit Decoder

Figure 3: 8-bit Decoder Implementation



Figure 4: 8-bit Decoder Simulation

3. 8-bit Multiplexer

Figure 5: 8-bit Multiplexer Implementation




Figure 6: 8-bit Multiplexer Simulation

4. 8-bit Demultiplexer

```
library ieee;
use ieee.std_logic_l164.all;
use ieee.numeric_std.all;
-- Demultiplexer: takes in a generic width of a 4x1 demultiplexer and outputs the selected bus
sentity demux is
    generic (width : integer := 8);
    port ( sel : in std_logic_vector(1 downto 0);
        input : in std_logic_vector(width-1 downto 0);
        out0, out1, out2, out3 : out std_logic_vector(width-1 downto 0));
end entity demux;

architecture rtl of demux is
spegin
    process (sel, input)
    begin
    case sel is
        when "00" => out0 <= input;
        when "01" => out1 <= input;
        when "10" => out2 <= input;
        when "10" => out2 <= input;
        when "10" => out0 <= (others => 'X');
    end case;
end architecture rtl;
```

Figure 7: 8-bit Demultiplexer Implementation




Figure 8: 8-bit Demultiplexer Simulation

5. Register

Figure 9: Register Implementation




Figure 10: Register Simulation

Part 2: Ripple Carry Adder

1. Implementation of RC Adder

Figure 11: Ripple Carry Adder Implementation

Part 3: Carry Lookahead Adder

1. Implementation of CL Adder

Figure 12: Carry Lookahead Adder Implementation

Reflection

I struggled to use the Questa Sim simulator and ended up deciding to use ModelSim instead. After I made the switch, I was able to complete the prelab without any issues. I learned a lot about the different components and how they can be used to build more complex systems. I also learned about the different types of signals and how they can be used to control the flow of data in a system.

Prelab Homework

Postlab Report

Problem Statement

The goal of Lab 1 focused on the design and implementation of various digital components. The lab required the design and simulation of an 8-bit encoder, 8-bit decoder, 8-bit multiplexer, 8-bit demultiplexer, and an 8-bit register. The lab also required the design and simulation of a ripple carry adder and a carry lookahead adder. The lab was designed to help students understand the basics of digital design and how to use various components to build more complex systems.

Design

The overall design of the RTL components was relatively straightforward. The 8-bit encoder and decoder were designed using a case statement to map the input to the output. The multiplexer and demultiplexer were designed using a case statement to select the input or output based on the control signal. The register was designed using a process statement to control the flow of data.

The ripple carry adder was more challenging than the previous components designed. The adder was designed to first allow for a generic input size. The logic used a for generate statement to create the full adders and connect them together. The carry lookahead adder was designed using a generate statement to create the carry lookahead logic and then connect the full adders together. The individual logic differed with in each for generate statement, but the overall structure was the same. The pros of using this design method allows for the components to be easily reused and modified.

Implementation

As described before the implementation followed a similar pattern for each component. The 8-bit encoder and decoder were designed using a case statement to map the input to the output. The multiplexer and demultiplexer were designed using a case statement to select the input or output based on the control signal. The register was designed using a process statement to control the

flow of data. The figure below shows the implementation of the 8-bit encoder as a base example.

```
library ieee; use ieee.std_logic_l164.all;
use ieee.math_real.all;
use iee.math_real.all;
use iee.math_real.a
```

Figure 13: 8-bit Encoder Implementation

The implementation of the ripple carry adder was more complex than the previous components. The adder was designed to first allow for a generic input size. The logic used a for generate statement to create the full adders and connect them together. The carry lookahead adder was designed using a generate statement to create the carry lookahead logic and then connect the full adders together. The individual logic differed with in each for generate statement, but the overall structure was the same. The figure below shows the implementation of the ripple carry adder and carry lookahead adder.

Figure 14: Ripple Carry Adder Implementation

Testing

The design was tested using ModelSim. The testbench for each component was designed to test the functionality of the component. The testbench for the 8-bit demultiplexer is shown below.




Figure 15: 8-bit Encoder Simulation

The testbench for the ripple carry adder is shown below. It also includes the carry lookahead adder. The signals of the ripple carry adder are denoted with "rc" and the signals of the carry lookahead adder are denoted with "cl".




Figure 16: Adder Simulation

The second testbench for the adder is shown below. It is more simplistic.



Figure 17: Adder Simulation 2

Conclusions

The work described in the report was more time intensive which reflects the learning process of the suite of tools at my disposal. The design and implementation of the components was relatively straightforward. The testing of the components was also straightforward. The only issue I encountered was using the Questa Sim simulator. I was able to resolve this issue by using ModelSim. The future improvements for the lab would be to use the Questa Sim simulator and to improve the testbenches for the components. Moving forward, challenges like the one I faced will be easier to overcome considering the tooling will remain the same for future labs.

Appendix