

# EEL 4712C - Digital Design: Lab Report 0

Cole Rottenberg  
11062528

January 28, 2024

## Report

### Questions

### Design and Implementation

#### firstCircuit Implementation:

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
ENTITY firstcircuit IS
PORT(x1,x2 : IN std_logic ; f : OUT std_logic);
END firstcircuit;
ARCHITECTURE behavioral OF firstcircuit IS
BEGIN
    f <= (x1 AND NOT x2) OR (NOT x1 AND x2);
END behavioral;
```

Figure 1: firstCircuit Implementation

#### Counter Implementation:

The counter circuit is comprised of 4 components interconnected with a top level entity. The components are: an encoder, a clock divider, a counter, and d flip flops. The encoder takes in the 4 bit counter output and outputs a 7 bit value representing the current count in the 7 segment led. The clock divider takes in the 50MHz clock and outputs a 1Hz clock. The counter takes in the 1Hz clock and outputs a 4 bit value representing the current count. The d flip flops take in the 1Hz clock and the 4 bit counter output and output the 4 bit counter output to the encoder. The top level entity takes in the 50MHz clock and outputs the 4 bit counter output and the 7 bit encoder output. The top level entity also connects the 4 bit counter output to the d flip flops and the 1Hz clock to the counter and d flip flops.

## Encoder:

```
29 library ieee;
28 use ieee.std_logic_1164.all;
27
26 entity encoder is
25     port(
24         number_in : in std_logic_vector(3 downto 0);
23         number_out : out std_logic_vector(6 downto 0)
22     );
21 end encoder;
20
19 architecture rtl of encoder is
18 begin
17     number_out <= "1000000" when number_in = "0000" else
16                 "1111001" when number_in = "0001" else
15                 "0100100" when number_in = "0010" else
14                 "0110000" when number_in = "0011" else
13                 "0011001" when number_in = "0100" else
12                 "0010010" when number_in = "0101" else
11                 "0000010" when number_in = "0110" else
10                 "1111000" when number_in = "0111" else
9                 "0000000" when number_in = "1000" else
8                 "0010000" when number_in = "1001" else
7                 "0001000" when number_in = "1010" else
6                 "0000011" when number_in = "1011" else
5                 "1000110" when number_in = "1100" else
4                 "0100001" when number_in = "1101" else
3                 "0000110" when number_in = "1110" else
2                 "0001110" when number_in = "1111" else
1                 "0000000";
30 end rtl;
```

Figure 2: Encoder Implementation

## Clock Divider:

```
16 library ieee;
15 use ieee.std_logic_1164.all;
14 use ieee.numeric_std.all;
13
12
11 -- Clock Divider turns the 500MHz clock into a 1Hz clock
10
9 entity clock_div is
8     port(
7         clk : in std_logic;
6         reset : in std_logic;
5         clk_out : out std_logic
4     );
3 end clock_div;
2
1 architecture Behavioral of clock_div is
17     constant COUNTER_MAX : integer := 25000000; -- Half of 500,000,000 for 1 Hz
1     signal counter : integer range 0 to COUNTER_MAX := 0;
2     signal temp_clk : STD_LOGIC := '0';
3
4 begin
5     process(clk, reset)
6     begin
7         if reset = '1' then
8             counter <= 0;
9             temp_clk <= '0';
10        elsif rising_edge(clk) then
11            if counter = COUNTER_MAX then
12                counter <= 0;
13                temp_clk <= not temp_clk;
14            else
15                counter <= counter + 1;
16            end if;
17        end if;
18    end process;
19
20    clk_out <= temp_clk;
21
22 end Behavioral;
```

Figure 3: Clock Divider Implementation

## Counter:

```
6 library ieee;
5 use ieee.std_logic_1164.all;
4 use ieee.numeric_std.all;
3
2 entity counter is
1   port(
7     clk : in std_logic;
1     reset : in std_logic;
2     count : out std_logic_vector(3 downto 0)
3   );
4 end counter;
5
6 architecture rtl of counter is
7   signal count_r : integer range 0 to 15 := 0;
8
9 begin
10
11   process(clk, reset)
12   begin
13     if reset = '1' then
14       count_r <= 0;
15     elsif rising_edge(clk) then
16       count_r <= count_r + 1;
17     end if;
18   end process;
19
20   count <= std_logic_vector(to_unsigned(count_r, 4));
21 end rtl;
```

Figure 4: Counter Implementation

## D Flip Flop:

```

8 library ieee;
9 use ieee.std_logic_1164.all;
10 use ieee.numeric_std.all;
11
12 -- The D FF is a positive edge triggered D flip flop with e
13 -- The width of the data input and output will be generic
14
15 entity d_ff is
16     generic (width : positive := 4);
17     port (
18         clk : in std_logic;
19         reset : in std_logic;
20         d : in std_logic_vector(width-1 downto 0);
21         q : out std_logic_vector(width-1 downto 0)
22     );
23 end entity d_ff;
24
25 architecture rtl of d_ff is
26 begin
27     process(clk, reset)
28     begin
29         if reset = '1' then
30             q <= (others => '0');
31         elsif rising_edge(clk) then
32             q <= d;
33         end if;
34     end process;
35 end architecture rtl;

```

Figure 5: D Flip Flop Implementation

**Top Level Entity:**

```

52 library ieee;
51 use ieee.std_logic_1164.all;
50 use ieee.numeric_std.all;
49
48 -- This circuit is the top level of the design.
47 -- We will combine the clock_div, counter, encoder, and d_ff modules
46 -- to create a circuit that counts from 0 to 9 and displays the result
45
44 entity counter_circuit is
43     port(
42         clk : in std_logic;
41         reset : in std_logic;
40         led : out std_logic_vector(6 downto 0)
39     );
38 end entity counter_circuit;
37
36 architecture rtl of counter_circuit is
35     -- We will use the clock divider to create a 1 Hz clock
34     signal clk_1hz : std_logic;
33     -- We will use the counter to count from 0 to 9
32     signal count : unsigned(3 downto 0);
31     -- We will use the encoder to convert the count to a 7-segment display
30     signal encoded : std_logic_vector(6 downto 0);
29     -- We will use the d_ff to hold the value of the count
28     signal d_ff_out : std_logic_vector(3 downto 0);
27
26     component clock_div is
25     port(
24         clk : in std_logic;
23         reset : in std_logic;
22         clk_out : out std_logic
21     );
20 end component clock_div;
19
18     component counter is
17     port(
16         clk : in std_logic;
15         reset : in std_logic;
14         count : out unsigned(3 downto 0)
13     );
12 end component counter;
11
10     component encoder is
9     port(
8         number_in : in unsigned(3 downto 0);
7         number_out : out std_logic_vector(6 downto 0)
6     );
5 end component encoder;
4
3     component d_ff is
2     port(
1         clk : in std_logic;
53 reset : in std_logic;

```

Figure 6: Top Level Entity Implementation 1

```

6
5
4
3
2
1
55
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
component d_ff is
port(
    clk : in std_logic;
    reset : in std_logic;
    d : in std_logic_vector(3 downto 0);
    q : out std_logic_vector(3 downto 0)
);
end component d_ff;

begin
    -- Instantiate the clock divider
    clock_div_inst : clock_div
    port map(
        clk => clk,
        reset => reset,
        clk_out => clk_1hz
    );

    -- Instantiate the counter
    counter_inst : counter
    port map(
        clk => clk_1hz,
        reset => reset,
        count => count
    );

    -- Instantiate the encoder
    encoder_inst : encoder
    port map(
        number_in => count,
        number_out => encoded
    );

    -- Instantiate the d_ff
    d_ff_inst : d_ff
    port map(
        clk => clk_1hz,
        reset => reset,
        d => std_logic_vector(count),
        q => d_ff_out
    );

    -- Connect the output of the d_ff to the led output
    led <= encoded;
end architecture rtl;

```

Figure 7: Top Level Entity Implementation 2

## Reflection

The process of teaching myself VHDL has been time-consuming and feels directionless at times, however I managed to find Stitt's GitHub which contains a VHDL tutorial that has been very helpful. Looking back through slides has been helpful as well. I was entirely able to implement the counter. Looking back, I spent about two hours longer than I needed to in order to have a working circuit. In that time, I learned the process of architecture and entity creation, as well as the process of connecting components together. I also learned how to use the 7 segment led. I did not have any issues with the prelab.

## Homework

1. **Problem 1:** A\_123, A123\_, c1\_c2, and1
2. **Problem 2:** All are equivalent.
3. **Problem 3:** False.
4. **Problem 4:** Sequential logic happens in a sequence of time, while concurrent logic happens at the same time.
5. **Problem 5:**

```

entity firstCircuit is
  port (a, b, c, d: in std_logic;
        g: out bit);
end firstCircuit;

architecture bhv of firstCircuit is
begin
  e <= a and b;
  f <= c or e;
  g <= d and f;
end bhv;

```

6. **Problem 6:**  $X_3$  must be added to the sensitivity list.

7. **Problem 7:**

$X_1$	$X_2$	$X_3$	$C$	$A$	$B$	$D$	$F$
0	0	0	0	1	1	1	0
0	0	1	0	1	0	1	0
0	1	0	1	0	1	1	1
0	1	1	1	0	0	0	0
1	0	0	1	1	1	1	1
1	0	1	1	1	0	1	1
1	1	0	1	0	1	1	1
1	1	1	1	0	0	0	0

## Appendix