## EEL 4712C - Digital Design: Lab Report 0

Cole Rottenberg 11062528

January 28, 2024

## Report

Questions

**Design and Implementation** 

firstCircuit Implementation:

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
ENTITY firstcircuit IS
PORT(x1,x2 : IN std_logic ; f : OUT std_logic);
END firstcircuit;
ARCHITECTURE behavioral OF firstcircuit IS
ENBEGIN
f <= (x1 AND NOT x2) OR (NOT x1 AND x2);
END behavioral;
```

Figure 1: firstCircuit Implementation

#### Counter Implementation:

The counter circuit is comprised of 4 components interconnected with a top level entity. The components are: an encoder, a clock divider, a counter, and d flip flops. The encoder takes in the 4 bit counter output and outputs a 7 bit value representing the current count in the 7 segment led. The clock divider takes in the 50MHz clock and outputs a 1Hz clock. The counter takes in the 1Hz clock and outputs a 4 bit value representing the current count. The d flip flops take in the 1Hz clock and the 4 bit counter output and output the 4 bit counter output to the encoder. The top level entity takes in the 50MHz clock and outputs the 4 bit counter output and the 7 bit encoder output. The top level entity also connects the 4 bit counter output to the d flip flops and the 1Hz clock to the counter and d flip flops.

### **Encoder:**

Figure 2: Encoder Implementation

#### **Clock Divider:**

```
16 library ieee;
15 use ieee.std_logic_1164.all;
14 use ieee.numeric_std.all;
15
21
21 — Clock Divider turns the 500MHz clock into a 1Hz clock
16 entity clock_div is
17 entity clock_div is
18 port(
18 port(
19 entity clock_div is
20 clk_out: out std_logic;
21 clk_out: out std_logic;
22 architecture Behavioral of clock_div is
23 architecture Behavioral of clock_div is
24 signal counter: integer range 0 to COUNTER_MAX := 0;
25 signal counter: integer range 0 to COUNTER_MAX := 0;
26 begin
27 process(clk, reset)
28 begin freset = '1' then
29 counter \le 0;
20 counter \le 0;
30 temp_clk \le '0';
31 elsif rising_edge(clk) then
32 if counter = COUNTER_MAX then
33 counter \le 0;
34 temp_clk \le 0';
35 elsif rising_edge(clk) then
36 counter \le 0;
37 temp_clk \le not temp_clk;
38 else | counter \le 0;
39 counter \le 0 counter + 1;
40 else | counter \le 0;
51 end if;
52 end Behavioral;
```

Figure 3: Clock Divider Implementation

## Counter:

Figure 4: Counter Implementation

## D Flip Flop:

Figure 5: D Flip Flop Implementation

## Top Level Entity:

```
| Solution | Solution
```

Figure 6: Top Level Entity Implementation 1

Figure 7: Top Level Entity Implementation 2

#### Reflection

The process of teaching myself VHDL has been time-consuming and feels directionless at time, however I managed to find Stitt's GitHub which contains a VHDL tutorial that has been very helpful. Looking back through slides has been helpful as well. I was entirely able to implement the counter. Looking back, I spent about two hours longer than I needed to in order to have a working circuit. In that time, I learned the process of architecture and entity creation, as well as the process of connecting components together. I also learned how to use the 7 segment led. I did not have any issues with the prelab.

### Homework

- 1. **Problem 1:** A<sub>-</sub>123, A123<sub>-</sub>, c1<sub>-</sub>c2, and1
- 2. **Problem 2:** All are equivalent.
- 3. Problem 3: False.
- 4. **Problem 4:** Sequential logic happens in a sequence of time, while concurrent logic happens at the same time.
- 5. Problem 5:

```
entity firstCircuit is
  port (a, b, c, d: in std_logic;
      g: out bit);
end firstCircuit;

architecture bhv of firstCircuit is
begin
  e <= a and b;
  f <= c or e;
  g <= d and f;
end bhv;</pre>
```

6. **Problem 6:**  $X_3$  must be added to the sensitivity list.

7. Problem	7:
------------	----

$X_1$	$X_2$	$X_3$	C	A	B	D	F
0	0	0	0	1	1	1	0
0	0	1	0	1	0	1	0
0	1	0	1	0	1	1	1
0	1	1	1	0	0	0	0
1	0	0	1	1	1	1	1
1	0	1	1	1	0	1	1
1	1	0	1	0	1	1	1
1	1	1	1	0	0	0	0

# Appendix