EEL 4712C - Digital Design: Lab Report

$\begin{array}{c} \text{Cole Rottenberg} \\ 11062528 \end{array}$

Due Date

```
-- This is a test VHDL code block
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;

entity test is
Port (a: in STD_LOGIC;
b: in STD_LOGIC;
c: out STD_LOGIC);
end test;
```

Listing 1: Test VHDL Code

Prelab Report

Prelab Questions

Prelab Design and Implementation

Reflection

Prelab Homework

Postlab Report

Problem Statement

Design

 ${\bf Implementation}$

Testing

Conclusions

Appendix