EEL 4712C - Digital Design: Lab Report 2

Cole Rottenberg 11062528

February 18th, 2024

Prelab Report

Prelab Questions

Demo:

- 1. Using the provided top_level.vhd, the 7-segment display entity you created in Lab 0, and the provided fsm.vhdp synthesize your circuit.
- 2. In Quartus, assign pins to the inputs (switches & buttons) and outputs (LEDs) such that the correct outputs are displayed on the 7-segment display.
- 3. Show your TA the RTL viewer showing the properly synthesized datapath.
- 4. Once the everything is working, show a TA the correct output for Fib(11) = 89.

Prelab Design and Implementation

The prelab for this lab required the implementation of a fibonacci calculator datapath. The datapath was to be implemented using a combinations of multiplexers, adders, and registers. Then, the design of the datapath was implemented in VHDL. The design was then tested by flashing the FPGA with the design and testing the output of the design. The following is the implementation of the datapath is in the Appendix under Listing 1.

Reflection

During the prelab, I learned the importantance of READING the entire lab manual before starting the prelab. I ended up implementing my own fibonacci logic in a single VHDL file. I wasted a good amount of time doing this, and I could have saved time by reading the lab manual. I was proud of my ability to implement the fibonacci logic in VHDL, but I was disappointed that I wasted time doing so.

Postlab Report

Problem Statement

The objective of this lab is to design a datapath capable of calculating the Nth Fibonacci number along with a testbench to verify its correctness. The algorithm for computing the Nth Fibonacci number is shown below; make sure you read and understand this code before continuing on to writing the datapath or testbench. The inputs to the datapath are a reset, a clock, and the input N, and a go signal. The output of the datapath is the Nth Fibonacci number. The function of the system is to calculate the Nth Fibonacci number.

Design

The design followed a given schematic that involved the use of multiplexers, adders, comparators, and registers. These components were then interconnected to form the fibonacci datapath. The signals that connected these units were primarily std_logic_vectors that were 24 bits wide. The algorithm used was based on starts at 2 and understanding that the first two numbers in the fibonacci sequence are 0 and 1. We also implemented essentially a for loop within VHDL

Implementation

The implementation of the design can be found in the Appendix under Listing 1. For individual components, the implementation was relatively straightforward. The mux can be seen in Listing 2, the adder in Listing 3, the register in Listing 4, and the comparator in Listing 5. The implementation of the datapath was more complex, but it was still relatively straightforward. The implementation of the datapath was completed in a few hours.

Testing

Testing the design was relatively straightforward. After working past syntax errors, the design was able to compile and after assigning the correct outputs to LEDs, the code worked immeadiately. The design was also tested in ModelSim with 11 as the input, and the output was 89, which is the correct output for the 11th number in the fibonacci sequence. In figure 1, the ModelSim simulation of the datapath can be seen. The simulation shows the correct output for the 11th number in the fibonacci sequence. The design was also tested on the FPGA board, and the output was 89, which is the correct output for the 11th number in the fibonacci sequence. The FPGA board with the working datapath can be seen in figure 2.

Conclusions

The work in this lab was incredibly foundational considering the practice of structural architecture and use of multiple components to create a single, complex system. The lab was successful in that the design was able to be implemented and tested on the FPGA board. The only problem encountered was the time wasted in the prelab. In the future, I will be sure to read the entire lab manual before starting the prelab.

Appendix




Figure 1: ModelSim Simulation of Datapath




Figure 2: FPGA Board with Working Datapath

```
library ieee;
  use ieee.std_logic_1164.all;
  use ieee.numeric_std.all;
   — Datapath for fibonacci sequence
5
6
7
  entity datapath is
       generic (
8
9
         width: integer := 24
10
       );
11
       port (
12
         -- clk and rst
13
         clk: in std_logic;
         rst : in std_logic;
14
15
16
         --i/o
17
         n : in std_logic_vector(5 downto 0);
         result : out std_logic_vector(23 downto 0);
18
19
         - control inputs
20
         x_sel : in std_logic;
21
         y_sel : in std_logic;
22
         i_sel : in std_logic;
23
         result\_sel \ : \ \textbf{in} \ std\_logic \ ;
24
25
26
         n_en : in std_logic;
27
         result_en : in std_logic;
         x_en : in std_logic;
28
29
         y_en : in std_logic;
         i_en : in std_logic;
30
31
         n\_eq\_0 \ : \ \textbf{out} \ \texttt{std\_logic} \ ;
32
33
         -- status signals
```

```
34
         i_le_n : out std_logic
       );
35
36 end datapath;
37
38
   -- The datapath is composed of registers, fibonacci logic and other components
39
  — The datapath starts with a register for the input n
  — if n_en is high, the input n is loaded into the register
41
42
  — afterwards, the register is connected to the fibonacci logic
43
44
  architecture rtl of datapath is
       signal i_reg_out , x_reg_out , y_reg_out , n_reg_out :
45
          std_logic_vector(width-1 downto 0);
       signal i_mux_out, x_mux_out, y_mux_out, result_mux_out :
46
          std_logic_vector(width-1 downto 0);
       signal add1_out, add2_out : std_logic_vector(width-1 downto 0);
47
48
       signal n_scaled : std_logic_vector(width-1 downto 0);
49
     — Build input register and logic
50
       begin
51
52
    — Connecting components to impl fibonacci logic using registers, mux,
        adders and comparators
53
           LMUX : entity work.mux
54
               generic map(
55
                    width => width
56
57
               port map(
58
                    input1 => add1_out,
                    input2 => std_logic_vector(to_unsigned(2, width)),
59
60
                    sel \Rightarrow i_sel,
                    output => i_mux_out
61
62
               );
63
           XMUX : entity work.mux
64
               generic map(
65
                    width => width
66
67
68
               port map(
69
                    input1 \Rightarrow y_reg_out,
70
                    input2 => std_logic_vector(to_unsigned(0, width)),
71
                    sel \Rightarrow x_sel,
72
                    output => x_mux_out
73
               );
74
75
           YMUX: entity work.mux
76
               generic map(
77
                    width \implies width
78
79
               port map(
80
                    input1 => add2_out,
81
                    input2 => std_logic_vector(to_unsigned(1, width)),
82
                    sel \implies y_sel,
83
                    output => y_mux_out
84
               );
```

```
85
 86
              RESULT_MUX : entity work.mux
                   generic map(
 87
 88
                        width \implies width
 89
 90
                   port map(
 91
                        input1 \implies y_reg_out,
92
                        input2 => std_logic_vector(to_unsigned(0, width)),
93
                        sel => result_sel,
                        output => result
94
 95
                   );
96
              -- REGISTERS
97
98
99
              LREG : entity work.reg
100
                   generic map(
101
                        width \implies width
102
103
                   port map(
104
                        clk \implies clk,
105
                        reset => rst,
106
                        d \implies i_mux_out,
107
                        q \Rightarrow i_reg_out,
108
                        en \Rightarrow i_en
109
                   );
110
              X_REG : entity work.reg
111
112
                   generic map(
                        width \implies width
113
114
115
                   port map(
116
                        clk \implies clk,
117
                        reset => rst,
118
                        d \implies x_mux_out,
119
                        q \Rightarrow x_reg_out,
120
                        en \Rightarrow x_en
121
                   );
122
123
              YAEG: entity work.reg
124
                   generic map(
                        width => width
125
126
127
                   port map(
128
                        clk \implies clk,
129
                        reset \Rightarrow rst,
130
                        d \Rightarrow y_mux_out,
131
                        q \Rightarrow y_reg_out,
132
                        en \Rightarrow y_en
133
                   );
134
135
              N_REG : entity work.reg
136
                   generic map(
137
                        width \implies width
138
```

```
139
                   port map(
140
                         clk \implies clk,
141
                         reset => rst,
142
                         d \Rightarrow (width-1-6 \text{ downto } 0 \Rightarrow '0') \& n,
143
                         q \Rightarrow n_reg_out,
144
                         en \Rightarrow n_en
145
                    );
146
              -- ADDERS
147
148
              ADD1: entity work.add
149
150
                   generic map(
151
                         width => width
152
153
                   port map(
                         in1 => std_logic_vector(to_unsigned(1, width)),
154
155
                         in2 \Rightarrow i_reg_out,
156
                         output \Rightarrow add1_out
157
                    );
158
              ADD2 : entity work.add
159
160
                   generic map(
161
                         width \implies width
162
163
                   port map(
164
                         in1 \Rightarrow x_reg_out,
165
                         in2 \implies y_reg_out,
166
                         output \implies add2\_out
167
                    );
168
              -- COMPARATOR
169
170
              N_COMP : entity work.comparator
171
                   generic map(
                         width \implies width
172
173
174
                   port map(
175
                         a \Rightarrow n_reg_out,
176
                         b => std_logic_vector(to_unsigned(0, width)),
177
                         eq \Rightarrow n_eq_0
178
                    );
179
              LE_COMP : entity work.comparator
180
181
                    generic map(
182
                         width \implies width
183
184
                   port map(
185
                         a \Rightarrow i_reg_out,
186
                         b \Rightarrow n_{reg_out},
187
                         le \Rightarrow i_le_n
188
                    );
189 end rtl;
```

Listing 1: Datapath VHDL Code

```
1 library ieee;
  use ieee.std_logic_1164.all;
3 use ieee.std_logic_arith.all;
4 use ieee.numeric_std.all;
6
  entity mux is
7
       generic (
8
           width: integer := 6
9
       );
10
       port (
11
           input1 : in std_logic_vector(width-1 downto 0);
12
           input2 : in std_logic_vector(width-1 downto 0);
13
           sel : in std_logic;
14
           output : out std_logic_vector(width-1 downto 0)
15
       );
16
17
  end entity mux;
18
19 architecture rtl of mux is
20
  begin
21
       process(input1, input2, sel)
22
       begin
23
           if sel = '0' then
24
               output <= input1;
25
           else
26
               output <= input2;
27
           end if;
28
       end process;
29 end architecture rtl;
```

Listing 2: Mux VHDL Code

```
library ieee;
  use ieee.std_logic_1164.all;
  use ieee.numeric_std.all;
  -- Adder entity
5
  entity add is
6
      generic (width: integer := 6);
7
       port (
8
           in1 : in std_logic_vector(width-1 downto 0);
9
           in2 : in std_logic_vector(width-1 downto 0);
10
           output : out std_logic_vector(width-1 downto 0)
11
       );
12
  end add;
13
  - Adder architecture
14
15 architecture arch of add is
16 begin
17
       output <= std_logic_vector(unsigned(in1) + unsigned(in2));</pre>
18 end arch;
```

Listing 3: Add VHDL Code

```
library ieee;
use ieee.std_logic_1164.all;
```

```
3 use ieee.numeric_std.all;
  entity reg is
4
5
       generic (
6
   \_ width : integer := 6
7
   ___);
8
       port (
9
           clk: in std_logic;
10
           reset: in std_logic;
           d: in std_logic_vector(width-1 downto 0);
11
12
           q: out std_logic_vector(width-1 downto 0);
13
           en : in std_logic
14
       );
15
  end entity;
16
17
  architecture rtl of reg is
18
  begin
19
       process(clk, reset)
20
       begin
21
           if reset = '1' then
22
                q \ll (others \Rightarrow '0');
            elsif rising_edge(clk) then
23
                if en = '1' then
24
25
                    q \ll d;
26
                end if:
27
           end if;
28
       end process;
29 end rtl;
```

Listing 4: Reg VHDL Code

```
library ieee;
  use ieee.std_logic_1164.all;
3 use ieee.numeric_std.all;
4
   — Comparator entity
  entity comparator is
7
       generic (width : integer := 6);
8
       port (
9
           a : in std_logic_vector(width-1 downto 0);
           b : in std_logic_vector(width-1 downto 0);
10
11
           le : out std_logic;
12
           eq : out std_logic
13
       );
14
  end comparator;
15
16
   - Comparator architecture
17
18
  architecture behavioral of comparator is
19
       begin
20
           process (a,b)
21
           begin
22
           -- Less than or equal to
23
           if (unsigned(a) <= unsigned(b)) then</pre>
24
               le <= '1';
25
           else
```

```
\begin{array}{c} 26 \\ 27 \end{array}
                          le <= '0';
                  \quad \mathbf{end} \quad \mathbf{i} \ \mathbf{f} \ ;
28
                  -- Equal to
                   if (unsigned(a) = unsigned(b)) then
29
                          eq <= ',1';
30
31
                   _{
m else}
32
                          eq <= '0';
33
                  end if;
34
                  \mathbf{end}\ \mathbf{process}\,;
35 end behavioral;
```

Listing 5: Comparator VHDL Code