$\mathsf{EEL}\ 4712\mathsf{C}$ - Digital Design: Lab Report2

$\begin{array}{c} \text{Cole Rottenberg} \\ 11062528 \end{array}$

Due Date

```
1 — This is a test VHDL code block
2 library IEEE;
3 use IEEE.STD_LOGIC_1164.ALL;
4 use IEEE.STD_LOGIC_ARITH.ALL;
5
6 entity test is
7 Port (a: in STD_LOGIC;
8 b: in STD_LOGIC;
9 c: out STD_LOGIC);
end test;
```

Listing 1: Test VHDL Code

Prelab Report

Prelab Questions

Prelab Design and Implementation

Reflection

Prelab Homework

Postlab Report

Problem Statement

Design

 ${\bf Implementation}$

Testing

Conclusions

Appendix