# EEL 4712C - Digital Design: Lab Report 3

# Cole Rottenberg 11062528

March 16, 2024

## Prelab Report

- 1. Part 1: One Process FSM
- 2. Part 2: Two Process FSM
- 3. Part 3: Demo
  - (a) Test on hardware.
  - (b) Assign inputs and outputs to the switches and LEDs.
  - (c) Display to TA Fib(11) = 89.

## **Prelab Questions**

Highlighting the key differences between a one process and two process FSM. The major difference between a one process and two process FSM is the flow of states and the logic that controls when a state change occurs. In a one process FSM, our sensitivity list contains a **clk and rst** signal. This means that the state machine will only change states when the clock signal changes. In a two process FSM, our sensitivity list contains the **state and input(s)** signals. This means that the state machine will change states when the state or input signals change. However, the state change in a two process FSM is iterated by a clock signal. This means that the state machine will only change states when the clock signal changes. This adds a layer of abstraction to the state machine, allowing for more complex state machines to be designed.

## Prelab Design and Implementation

The design process started with analyzing the given pseudo code and diagram of components of the Fibonacci Sequence from Lab 2. Then I was able to come up with a basic implementation of a state machine picture in figure 1. The state machine controls the enable of need register i,x,y, and n and the select lines of multiplexer for i,x,y, and n. The both state machines work by first checking for input signals such as go and rst before moving to an initial state. The initial loads the n register with the input value while other register loads base values for loops and arithmetic. The FSM then checks the n register for a zero value, if it is zero, the FSM moves to the final state and outputs a preset zero value. Otherwise, the FSM moves to the next state and begins the iterative process of calculating the Fibonacci Sequence. The a state checks if we have iterated up to the input value, if so we move to the done state. If we have not, we move to the compute stage which loads the y register into the x register. The FSM then moves to ADD state which loads the summation of  $\mathbf{x}$  and  $\mathbf{y}$  registers into the  $\mathbf{y}$  register. We do so in two separate states as the addition of the two registers requires a clock cycle. While moving the y register to the x register, we also iterate the i register as to count the number of iterations. We then loop back to the original CHECK state and continue the process until we reach the input value. As mentioned before, if we reach the input value, we move to the done state and output the **done** signal. Before moving from the done state, we must also check of the original go signal has reached zero. If it has, we move to the restart state which also outputs the **done** signal. If the **go** signal is not zero, we stay in the done state until it is zero. From the restart state, we are able to move back to the initial state if we receive a **go** signal. This is the basic design of the state machine. The implementation of the state machine is done in VHDL and is shown in the appendix. The one process FSM code is shown in listing 1 and the two process FSM code is shown in listing 2.

#### Reflection

## Prelab Homework

## Postlab Report

## **Problem Statement**

The goal of the lab was to implement a working FSM to control the datapath implemented in lab 2. The control focused around enabling certain registers and select lines. The inputs used by the FSM include: clk, rst, go, n\_eq\_0, and i\_le\_n. The outputs of the FSM include: done, n\_en, result\_en, result\_sel, x\_en, x\_sel, y\_en, y\_sel, i\_en, and i\_sel. The function of the system is to control the datapath to calculate the Fibonacci Sequence. The FSM controls the enable and select lines of the registers and multiplexers in the datapath. The FSM also outputs the done signal when the computation is complete.

## Design

## **Implementation**

## **Testing**

The testing of the design was done by first simulating the FSM in ModelSim. The simulation was done by creating a testbench that would simulate the FSM with a set of inputs. The inputs were chosen to test the FSM in a scenario entering a loop and then recieving the <code>i\_le\_n</code> signal. The simulation was successful and the FSM was able to iterate through the states as expected. After recieving the <code>i\_le\_n</code>, the FSM reached the done state and outputted the <code>done</code> signal. We also can observe the individual states of computation by analyzing the enable and select signals of the registers and multiplexers. The testbench code was used for both the one process and two process FSMs. The testbench code is shown in listing 3.

## Conclusions

## Appendix




Figure 1: State Diagram

```
library ieee;
  use ieee.std_logic_1164.all;
3 use ieee.numeric_std.all;
  -- FSM:
  -- Building a FSM for the fibonacci datapath
5
6
  entity fsm is
7
       port (
             - Inputs
8
9
           clk:
                       in std_logic;
10
                       in std_logic;
           rst:
11
           go:
                       in std_logic;
12
           n_eq_0:
                       in std_logic;
13
           i_le_n:
                       in std_logic;
14
15
           -- Outputs
16
           done:
                       out std_logic;
17
18
           - Control signals
19
                       out std_logic;
           n_en:
```

```
20
           result_en: out std_logic;
21
           result_sel: out std_logic;
22
                        out std_logic;
           x_en:
23
           x_sel:
                        out std_logic;
24
           y_en:
                        out std_logic;
25
           y_sel:
                        out std_logic;
26
           i_en:
                        out std_logic;
27
                        out std_logic
           i_sel:
28
       );
29
  end entity fsm;
30
31
  architecture behavioral of fsm is
32
       - Define the states
       type state_t is (START, INIT, COMPUTE, CHECKLE, DONE_STATE, RESTART);
33
34
       signal state , next_state:
                                          state_t := START;
35
36 begin
37
       -- No Clock Style
       - Logic for state transitions
38
       process(clk, rst)
39
40
       begin
41
           if (rst = '1') then
42
                done \ll 0;
                state <= START;
43
           - Default values
44
45
           - State transitions
46
           elsif (rising_edge(clk)) then
47
                done <= \ '0';
                i - sel <= '0';
48
49
                i_en <= '0';
                x - sel <= '0';
50
                x_en <= '0';
51
52
                y_sel <= '0';
                y_en <= '0';
53
                n_{en} <= '0';
54
                result_en <= '0';
55
56
                result_sel \ll '0';
57
58
                case state is
59
                    when START \Rightarrow
60
                        -- All to 0
61
                         done \ll '0';
                         i_sel <= ',0',;
62
63
                         i_e n <= '0';
64
                         x_sel <= '0';
65
66
                         x_en <= '0';
67
68
                         y_sel <= '0';
69
                         y_en <= '0';
70
71
                         n_{en} <= '0';
72
73
                         result_en \ll '0';
```

```
74
                          result_sel \ll '0';
75
76
                          if go = '1' then
77
                             state \le INIT;
                _n_e = '1';
78
79
                          else
80
                              state <= START;
81
                          end if:
82
                     - Implement default defined values for every state
83
84
                     when INIT =>
                          if (n_eq_0 = '0') then
85
                              result_sel <= '0'; -- Select the result
86
87
                              i\_sel \iff '1'; -- i \ become \ 2... \ beginning \ of \ loop
88
                              i_e n <= '1';
89
90
                              x_sel \ll 1'; -X become 0... starting value
91
                              x_{en} <= '1';
92
93
                              y_sel \ll '1'; -- Y become 1... starting value
94
                              y_en <= '1';
95
                              state <= CHECKLE;
96
                          else
                              result\_sel \le '1'; -- Select default 0 result if n = 0
97
                 result_en <= '1'; — Enable for DONE_STATE
98
99
                              state <= DONE_STATE;
100
                          end if;
101
                     when CHECKLE =>
102
103
                         -- Check if i \le n
                          if (i_le_n = '1') then
104
105
                              state <= COMPUTE;
106
                _{i_en} <= '1';
107
                          else
                              x_en <= '0';
108
109
                              y_{en} <= '0';
110
                              i_e n <= '0';
111
                              state <= DONESTATE;
112
                \_result\_sel \ll '0';
               \_result_en <= '1';
113
114
                         end if;
115
116
                     when COMPUTE \implies
                          i_sel <= '0';
117
                          i_en \ll 0; — Redundant
118
                          x_sel <= '0';
119
120
                          x_{en} \ll '1'; -- Redundant
121
                          y_sel <= '0';
                          y_{en} \ll '1'; -- Redundant
122
123
124
                          state <= CHECKLE;
125
                     when DONE STATE \Rightarrow
126
```

```
127
                          -- Need to prevent bad state loops because of race
                              conditions
128
                          done \leq '1';
129
                          if go = '1' then
130
                              state <= DONESTATE;
131
                          else
132
                              state <= RESTART;
133
                          end if;
134
                     when RESTART \Rightarrow
135
136
                          done <= '1';
137
                          -- Now we can restart the process if go is high
138
                          if go = '1' then
139
                              state <= INIT;
140
                \angledone <= '0':
        -___n_en <= '1';
141
142
                          else
143
                              state <= RESTART:
144
                          end if:
145
                     when others => null;
146
                 end case;
147
            end if;
148
        end process;
149 end architecture behavioral;
```

Listing 1: One Process FSM VHDL Code

```
1 library ieee;
  use ieee.std_logic_1164.all;
3
  use ieee.numeric_std.all;
4
5
  — Building a FSM for the fibonacci datapath
7
8
  entity fsm is
9
       port (
10
           --Inputs
11
           clk:
                        in std_logic;
12
                        in std_logic;
           rst:
                        in std_logic;
13
           go:
14
           n_eq_0:
                        in std_logic;
15
                        in std_logic;
           i_le_n:
16
17
           - Outputs
18
           done:
                        out std_logic;
19
20
           - Control signals
21
           n_en:
                        out std_logic;
22
                        out std_logic;
           result_en:
           result_sel: out std_logic;
23
24
           x_en:
                        out std_logic;
25
           x_sel:
                        out std_logic;
26
                        out std_logic;
           y_en:
27
           y_sel:
                        out std_logic;
                        out std_logic;
28
           i_en:
```

```
29
           i_sel: out std_logic
30
       );
31
32 end entity fsm;
33
34 architecture behavioral of fsm is
35
       — Define the states
       type state_type is (START, INIT, BUFF, COMPUTE, ADD, CHECKLE,
36
          DONE_STATE, RESTART);
37
       signal state , next_state:
                                       state\_type := START;
38
39
  begin
40
       - Logic for clock and reset
41
       process(clk, rst)
42
       begin
           if rst = '1' then
43
44
                state <= START; -- Reset state
45
           elsif rising_edge(clk) then
                state <= next_state; -- Update state
46
47
           end if;
48
49
       end process;
50
51
       - Logic for state transitions
52
       process(state, go)
53
       begin
54
            - Default values to prevent latches
55
           - State transitions
           case state is
56
57
               when START \Rightarrow
58
59
                    — All to \theta
60
                    i_en <= '0';
                    x_en <= '0';
61
                    y_{-en} <= ,0,;
62
63
                    n_{en} <= '0';
64
                    done \leq '0';
65
                    if go = '1' then
66
67
                        next_state <= INIT;
68
69
                        next_state \le START;
70
                    end if:
71
                   - Implement default defined values for every state
72
73
               when INIT =>
74
                    — Unable Done
                    done \leq '0':
75
76
                    i - sel <= '1';
77
                    i_en \ll '1';
                    x - sel <= '1';
78
79
                    x_en <= '1';
80
                    y_sel <= '1';
81
                    y_en <= '1';
```

```
82
                      n_{-}en <= '1';
83
                      result_en \ll '0';
                      next_state <= CHECKLE;
84
85
86
                 when BUFF \Rightarrow
87
                      — Buffer state to allow n to loaded and compared
88
                     n_{en} <= '1':
                      next_state <= CHECKLE;</pre>
89
90
91
                 when CHECK_{LE} \Rightarrow
92
                      -- Check if i \le n
93
                      if (i_le_n = '1') then
94
                          next_state <= COMPUTE;
95
                      else
96
                          next_state <= DONE_STATE;
97
                      end if;
98
                 when COMPUTE \Rightarrow
99
100
                      i_sel <= '0';
                      i_-en <= ~'1~';~--~Redundant
101
102
                      x_sel <= '0';
103
                      x_en \ll '1'; -Redundant
104
105
                      next_state <= ADD;
106
107
                 when ADD \Rightarrow
108
                      — Allows Clock Cycle so the addition of x and y can be done
                          before y is loaded
                      y_sel <= '0';
109
                      y_{en} \ll '1'; -Redundant
110
111
112
                      next_state <= BUFF;
                 when DONE_STATE \Rightarrow
113
                      result\_sel <= '0'; --- DBG
114
                      result_en \leftarrow '1'; -- Only enable the result... the init state
115
                         handles which result to select
                      - Need to prevent bad state loops because of race conditions
116
117
                      done \ll '1';
                      if go = '1' then
118
119
                          next_state <= DONE_STATE;
120
121
                          next_state <= RESTART;
122
                     end if:
                 when RESTART \Longrightarrow
123
124
                      result\_sel <= '0'; --DBG
                      result_en <= '0'; -- Only enable the result... the init state
125
                          handles which result to select
126
                      i_en <= '0';
                      x_en <= '0';
127
                      y_en <= '0';
128
129
                      n_{en} <= '0';
130
                      done \leq '0';
131
                      — Now we can restart the process if go is high
                      if go = '1' then
132
```

Listing 2: Two Process FSM VHDL Code

```
library ieee;
2 use ieee.std_logic_1164.all;
3 use ieee.std_logic_arith.all;
4 use ieee.numeric_std.all;
6
   - Testbench for the our top_level Fibonacci state machine
7
8
  entity fsm_tb is
9 end fsm_tb;
10
11
  architecture tb of fsm_tb is
12
    --Inputs
13
    signal clk:
                            std\_logic := '0';
    signal rst:
                             std_logic := '0';
14
15
    signal go:
                             std_logic := '0';
16
    signal n_eq_0:
                             std_logic := '0';
17
    signal i_le_n :
                            std_logic := '0';
18
19
    -- Outputs
20
    signal done:
                            std_logic := '0';
21
22
    - Signals for controlling Datapath
23
    signal n_en:
                             std_logic := '0';
    signal result_en:
                             std_logic := '0';
24
25
    signal result_sel:
                            std\_logic := '0';
26
    signal x_en:
                             std_logic := '0';
27
    signal x_sel:
                             std_logic := '0';
28
    signal y_en:
                            std\_logic := '0';
    signal y_sel:
                            std\_logic := '0';
29
30
    signal i_en:
                             std_logic := '0';
31
    signal i_sel:
                            std\_logic := '0';
32
33
    - Datapath inputs
34
35
    -- Clock
36
    constant clk_period : time := 5 ns;
37
38 begin
    -- Instantiate the FSM
39
40
    UUT : entity work.fsm(behavioral)
41
       port map (
42
         clk \implies clk,
43
         rst \Rightarrow rst,
44
         go \Rightarrow go,
```

```
45
          n_eq_0 \Rightarrow n_eq_0,
46
          i_le_n \Rightarrow i_le_n
47
          done \Rightarrow done
48
49
          n_en \Rightarrow n_en,
50
          result_en => result_en,
51
          result_sel => result_sel,
52
          x_{en} \Rightarrow x_{en}
53
          x_sel \Rightarrow x_sel,
54
          y_en \Rightarrow y_en,
55
          y_sel \Rightarrow y_sel,
56
          i_en \Rightarrow i_en,
          i \cdot s \cdot el \implies i \cdot s \cdot el
57
58
        );
59
60
     - Clock process definitions
61
     clk <= not clk after clk_period;</pre>
62
63
     - Stimulus process
64
65
     process
66
     begin
67
       --Reset
68
        rst <= '1';
69
        wait until rising_edge(clk);
        \operatorname{rst} \iff 0;
70
71
        - Start the FSM
72
        wait for 10 ns;
        go <= '1';
73
        i_le_n <= '1';
74
75
        wait for 10 ns;
76
77
        wait for 100 ns;
        i_le_n <= 0;
78
79
        wait for 20 ns;
80
        go <= '0';
81
82
       - Wait for the FSM to finish
83
        wait until done = '1';
84
85
       - End the simulation
86
        wait;
87
     end process;
88 end tb; library ieee;
89 use ieee.std_logic_1164.all;
90 use ieee.std_logic_arith.all;
91
  use ieee.numeric_std.all;
92
  -- Testbench for the our top_level Fibonacci state machine
93
94
95 entity fsm_tb is
96 end fsm_tb;
97
98 architecture to of fsm_tb is
```

```
99
      --Inputs
100
      signal clk:
                               std_logic := '0';
                               std_logic :=
101
      signal rst:
                                              '0':
102
      signal go:
                               std_logic :=
                                             ,0;
      signal n_eq_0 :
                               std_logic := '0';
103
104
      signal i_le_n :
                               std_logic := '0';
105
106
      -- Outputs
107
      signal done:
                               std_logic := '0';
108
109
      -- Signals for controlling Datapath
110
      signal n_en:
                               std_logic := '0';
111
      signal result_en:
                               std_logic := '0';
                               std\_logic := '0';
      signal result_sel:
112
113
      signal x_en:
                               std_logic := '0';
      signal x_sel:
                               std\_logic := '0';
114
115
      signal y_en:
                               std\_logic := '0';
      signal v_sel:
                               std_logic := '0':
116
      signal i_en:
                               std\_logic := '0';
117
                               std_logic := '0';
      signal i_sel:
118
119
120
      - Datapath inputs
121
122
      -- Clock
      constant clk_period : time := 5 ns;
123
124
125 begin
126
      -- Instantiate the FSM
     UUT : entity work.fsm(behavioral)
127
128
        port map (
129
          clk \Rightarrow clk,
130
           rst \implies rst,
131
          go \Rightarrow go,
132
          n_eq_0 = n_eq_0,
133
           i_le_n \implies i_le_n,
          done \implies done,
134
135
136
          n_en => n_en,
137
           result_en => result_en,
138
           result_sel => result_sel,
139
          x_en \Rightarrow x_en
           x - sel \implies x - sel,
140
141
          y_en => y_en,
142
           y = sel \implies y = sel,
143
          i_en \Rightarrow i_en,
           i_sel \Rightarrow i_sel
144
145
        );
146
147
      -- Clock process definitions
148
      clk <= not clk after clk_period;</pre>
149
150
      - Stimulus process
151
152
      process
```

```
begin
153
154
        --Reset
155
        rst <= '1';
156
        wait until rising_edge(clk);
        \operatorname{rst} <= \ '0 \ ';
157
158
        - Start the FSM
159
        wait for 10 ns;
        go <= '1';
i_le_n <= '1';
160
161
        wait for 10 \text{ ns};
162
163
164
        wait for 100 ns;
        i_le_n <= '0';
165
166
167
        wait for 20 ns;
        go <= '0';
168
        — Wait for the FSM to finish
169
        wait until done = '1';
170
171
        -- End the simulation
172
173
        wait;
174
      end process;
175 end tb;
```

Listing 3: Testbench VHDL Code