EEL 4712C - Digital Design: Lab Report 3

Cole Rottenberg 11062528

March 4, 2024

Prelab Report

- 1. Part 1: One Process FSM
- 2. Part 2: Two Process FSM
- 3. Part 3: Demo
 - (a) Test on hardware.
 - (b) Assign inputs and outputs to the switches and LEDs.
 - (c) Display to TA Fib(11) = 89.

Prelab Questions

Highlighting the key differences between a one process and two process FSM.

The major difference between a one process and two process FSM is the flow of states and the logic that controls when a state change occurs. In a one process FSM, our sensitivity list contains a **clk and rst** signal. This means that the state machine will only change states when the clock signal changes. In a two process FSM, our sensitivity list contains the **state and input(s)** signals. This means that the state machine will change states when the state or input signals change. However, the state change in a two process FSM is iterated by a clock signal. This means that the state machine will only change states when the clock signal changes. This adds a layer of abstraction to the state machine, allowing for more complex state machines to be designed.

Prelab Design and Implementation

The design process started with analyzing the given pseudo code and diagram of components of the Fibonacci Sequence from Lab 2. Then I was able to come up with a basic implementation of a state machine picture in figure 1. The state machine controls the enable of need register i,x,y, and n and the select lines of multiplexer for i,x,y, and n. The both state machines work by first checking for input signals such as go and rst before moving to an initial state. The initial loads the n register with the input value while other register loads base values for loops and arithmetic. The FSM then checks the n register for a zero value, if it is zero, the FSM moves to the final state and outputs a preset zero value. Otherwise, the FSM moves to the next state and begins the iterative process of calculating the Fibonacci Sequence. The a state checks if we have iterated up to the input value, if so we move to the done state. If we have not, we move to the compute stage which loads the y register into the x register. The FSM then moves to ADD state which loads the summation of x and y registers into the y register. We do so in two seperate states as the addition of the two registers requires a clock cycle. While moving the y register to the x register, we also iterate the i register as to count the number of iterations. We then loop back to the original CHECK state and continue the process until we reach the input value. As mentioned before, if we reach the input value, we move to the done state and output the **done** signal. Before moving from the done state, we must also check of the original go signal has reached zero. If it has, we move to the restart state which also outputs the **done** signal. If the **go** signal is not zero, we stay in the done state until it is zero. From the restart state, we are able to move back to the initial state if we receive a **go** signal. This is the basic design of the state machine. The implementation of the state machine is done in VHDL and is shown in the appendix. The one process FSM code is shown in listing 1 and the two process FSM code is shown in listing 2.

Reflection

Prelab Homework

Postlab Report

Problem Statement

The goal of the lab was to implement a working FSM to control the datapath implemented in lab 2. The control focused around enabling certain registers and select lines. The inputs used by the FSM include: clk, rst, go, n_eq_0, and i_le_n. The outputs of the FSM include: done, n_en, result_en, result_sel, x_en, x_sel, y_en, y_sel, i_en, and i_sel. The function of the system is to control the datapath to calculate the Fibonacci Sequence. The FSM controls the enable and select lines of the registers and multiplexers in the datapath. The FSM also outputs the done signal when the computation is complete.

Design

Implementation

Testing

The testing of the design was done by first simulating the FSM in ModelSim. The simulation was done by creating a testbench that would simulate the FSM with a set of inputs. The inputs were chosen to test the FSM in a scenario entering a loop and then recieving the <code>i_le_n</code> signal. The simulation was successful and the FSM was able to iterate through the states as expected. After recieving the <code>i_le_n</code>, the FSM reached the done state and outputted the <code>done</code> signal. We also can observe the individual states of computation by analyzing the enable and select signals of the registers and multiplexers. The testbench code was used for both the one process and two process FSMs. The testbench code is shown in listing 3.

Conclusions

Appendix




Figure 1: State Diagram

```
library ieee;
  use ieee.std_logic_1164.all;
3 use ieee.numeric_std.all;
  — FSM :
  — Building a FSM for the fibonacci datapath
5
6
  entity fsm is
7
      port (
8
             Inputs
9
           clk:
                       in std_logic;
10
                       in std_logic;
           rst:
11
           go:
                       in std_logic;
12
           n_eq_0:
                       in std_logic;
13
           i_le_n:
                       in std_logic;
14
15
           -- Outputs
16
           done:
                       out std_logic;
17
18
           - Control signals
19
                       out std_logic;
           n_en:
```

```
20
           result_en: out std_logic;
21
           result_sel: out std_logic;
22
                         out std_logic;
           x_en:
23
                         out std_logic;
           x_sel:
24
           y_en:
                         out std_logic;
                         out std_logic;
25
           y_sel:
26
           i_en:
                         out std_logic;
                         out std_logic
27
           i_sel:
28
       );
29
  end entity fsm;
30
31
  architecture behavioral of fsm is
32
       - Define the states
       type state_t is (START, INIT, COMPUTE, ADD, BUFF_LE, CHECK_LE,
33
          DONE STATE, RESTART);
34
       signal state , next_state:
                                           state_t := START;
35
36
  begin
        - No Clock Style
37
38
       - Logic for state transitions
39
       process(clk, rst)
40
       begin
           if (rst = '1') then
41
                done \ll '0';
42
43
                state <= START;
44
           - Default values
45
           -- \ State \ transitions
46
           elsif (rising_edge(clk)) then
                done \leq '0';
47
                i_sel <= '0';
48
                i_en <= '1';
49
50
                x - sel <= '0';
51
                x_{en} <= '1';
52
                y - sel <= '0';
                y_en <= '1';
53
                n_en <= '1';
54
55
                result_en \ll '1';
56
                result_sel \ll '0';
57
58
                case state is
59
                    when START \Rightarrow
                         -- All to \theta
60
61
                         i_e n <= '0':
62
                         x_{en} <= '0';
63
                         y_en <= '0';
                         n_{en} <= 0;
64
65
                         done \ll '0';
66
                         if go = '1' then
67
                             state <= INIT;
68
                         else
69
                             state <= START;
70
                         end if;
71
                        Implement default defined values for every state
72
```

```
73
                     when INIT =>
74
                          -- Unable Done
75
                          done \leq '0';
76
                          i_sel <= '1';
77
                          i_e n \ll '1';
78
                          x_sel <= '1';
79
                          x_{en} <= '1':
                          y_en <= '1';
80
                          n_{en} <= '1';
81
82
                          if (n_eq_0 = '0') then
                              result_sel <= '0'; -- Select the result
83
84
                              state <= CHECKLE;
85
                          else
86
                              result_sel \ll '1'; -- Select default 0 result if n = 0
87
                              state <= DONE_STATE;
88
                          end if;
89
90
                     when CHECKLE =>
91
                          -- Check if <math>i \le n
                          if (i_le_n = '1') then
92
93
                              state <= COMPUTE;
94
                          else
95
                              state <= DONESTATE;
96
                          end if;
97
98
                     when COMPUTE =>
99
                          i_sel <= '0';
100
                          i_en \ll '1'; -Redundant
                          x_sel <= '0';
101
102
                          x_{en} \ll '1'; -Redundant
103
104
                          state \le ADD;
105
                     when ADD \Rightarrow
106
                          - Allows Clock Cycle so the addition of x and y can be
107
                             done before y is loaded
108
                          v_{sel} <= '0';
109
                          y_{en} \ll '1'; -Redundant
110
111
                          state <= BUFF_LE;
112
                     when BUFFLE \Rightarrow
113
114
                          state <= CHECKLE;
115
116
                     when DONE_STATE \Rightarrow
                          result\_sel <= '0'; -- DBG
117
                          result_en \leftarrow '1'; -- Only enable the result... the init
118
                              state handles which result to select
119
                          -- Need to prevent bad state loops because of race
                             conditions
                          done <= '1';
120
121
                          if go = '1' then
122
                              state <= DONE_STATE;
123
                          else
```

```
124
                                  state <= RESTART;
125
                             end if;
126
                       when RESTART \Longrightarrow
127
                             result\_sel <= '0'; --- DBG
                             result\_en <= \ '1'; \ -- \ \mathit{Only} \ enable \ the \ \mathit{result} \ldots \ the \ \mathit{init}
128
                                 state handles which result to select
129
                             done \leq '1':
                             -- Now we can restart the process if go is high
130
131
                             if go = '1' then
132
                                  state <= INIT;
133
                             else
134
                                  state <= RESTART;
135
                            end if:
136
                       when others => null;
137
                  end case;
138
              end if;
139
         end process;
140 end architecture behavioral;
```

Listing 1: One Process FSM VHDL Code

```
library ieee;
  use ieee.std_logic_1164.all;
3 use ieee.numeric_std.all;
5
   -- FSM :
  — Building a FSM for the fibonacci datapath
8
  entity fsm is
9
       port (
10
              Inputs
11
           clk:
                        in std_logic;
                        in std_logic;
12
           rst:
                        in std_logic;
13
           go:
14
           n_eq_0:
                        in std_logic;
15
           i_le_n:
                        in std_logic;
16
17
           -- Outputs
18
           done:
                        out std_logic;
19
20
           - Control signals
                        out std_logic;
21
           n_en:
22
           result_en:
                        out std_logic;
23
           result_sel: out std_logic;
                        out std_logic;
24
           x_en:
25
                        out std_logic;
           x_sel:
26
                        out std_logic;
           y_en:
27
           y_sel:
                        out std_logic;
28
                        out std_logic;
           i_en:
29
           i_sel:
                        out std_logic
30
       );
31
32 end entity fsm;
33
34 architecture behavioral of fsm is
```

```
35
      - Define the states
36
       type state_type is (START, INIT, COMPUTE, ADD, CHECK_LE, DONE_STATE,
          RESTART);
37
       signal state , next_state:
                                         state_type;
38
39 begin
40
       — Logic for clock and reset
       process(clk, rst)
41
42
       begin
43
           if rst = '1' then
               state <= START; — Reset state
44
45
           elsif rising_edge(clk) then
               state <= next_state; -- Update state
46
47
           end if;
48
49
       end process;
50
51
       - Logic for state transitions
52
       process(state)
53
       begin
54
           - Default values to prevent latches
55
           -- State transitions
           next_state <= state;
56
57
           case state is
58
59
               when START \Rightarrow
60
                   - All to 0
61
                    i_en <= '0';
62
                    x_en <= '0';
63
                    y_en <= '0';
                    n_{en} <= '0';
64
                    done \ll '0';
65
66
                    if go = '1' then
67
                        next_state <= INIT;
68
69
                    else
70
                        next_state <= START;
71
                    end if;
72
                   - Implement default defined values for every state
73
74
               when INIT =>
75
                    - Unable Done
76
                    done \ll '0';
77
                    i_sel <= '1';
78
                    i_en <= '1';
79
                    x_sel <= '1';
80
                    x_en <= '1';
81
                    y_sel <= '1';
82
                    y_en <= '1';
                    n_{en} <= '1';
83
84
                    next_state <= CHECKLE;
85
               when CHECKLE =>
86
87
                   -- Check if i \le n
```

```
88
                     if (i_le_n = '1') then
89
                          next_state <= COMPUTE;
90
91
                          next_state <= DONE_STATE;
92
                     end if:
93
94
                 when COMPUTE =>
                     i - sel <= '0';
95
96
                     i_en \ll '1'; -Redundant
97
                     x - sel <= '0';
98
                     x_{en} \ll '1'; -Redundant
99
100
                     next_state \le ADD;
101
102
                 when ADD \Rightarrow
103
                     — Allows Clock Cycle so the addition of x and y can be done
                         before y is loaded
                     v - sel <= '0';
104
                     y_{en} \ll '1'; - Redundant
105
106
107
                     next_state <= CHECK_LE;
108
                 when DONE_STATE =>
109
                     result\_sel <= '0'; --DBG
                     result_en <= '1'; — Only enable the result... the init state
110
                         handles which result to select
111
                     - Need to prevent bad state loops because of race conditions
112
                     done <= '1';
113
                     if go = '1' then
                          next_state <= DONE_STATE;</pre>
114
115
                     else
116
                          next_state <= RESTART;
117
                     end if;
                 when RESTART \Longrightarrow
118
                     result\_sel <= '0'; --DBG
119
                     result_en \leftarrow '1'; --Only\ enable\ the\ result...\ the\ init\ state
120
                         handles\ which\ result\ to\ select
                     done <= '1';
121
122
                     — Now we can restart the process if go is high
                     if go = '1' then
123
124
                          next_state <= INIT;
125
126
                          next_state <= RESTART;
127
                     end if:
128
                 when others \Rightarrow null;
129
            end case;
130
        end process;
131 end architecture behavioral;
```

Listing 2: Two Process FSM VHDL Code

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.numeric_std.all;
```

```
— Testbench for the our top_level Fibonacci state machine
7
  entity fsm_tb is
9 end fsm_tb;
10
11 architecture tb of fsm_tb is
12
    --Inputs
     signal clk:
                              std_logic := '0';
13
14
     signal rst:
                              std_logic := '0';
     signal go:
                              std_logic := '0';
15
16
     signal n_eq_0 :
                              std_logic := '0';
17
     signal i_le_n :
                              std_logic := '0';
18
19
    - Outputs
20
     signal done:
                              std\_logic := '0';
21
22
     - Signals for controlling Datapath
                              std_logic := '0':
23
     signal n_en:
     signal result_en:
                              std\_logic := '0';
24
     signal result_sel:
                              std_logic := '0';
25
     signal x_en:
                              std_logic := '0';
26
27
     signal x_sel:
                              std_logic := '0';
28
     signal y_en:
                              std_logic := '0';
29
     signal y_sel:
                              std_logic := '0';
30
     signal i_en:
                              std_logic := '0';
31
     signal i_sel:
                              std\_logic := '0';
32
33
    — Datapath inputs
34
35
    -- Clock
36
     constant clk_period : time := 5 ns;
37
38 begin
    - Instantiate the FSM
39
    UUT : entity work.fsm(behavioral)
40
41
       port map (
42
         clk \Rightarrow clk,
43
         rst \implies rst,
44
         go \Rightarrow go,
         n_eq_0 => n_eq_0,
45
46
         i_le_n \Rightarrow i_le_n
47
         done => done,
48
49
         n_en \Rightarrow n_en
50
         result_en => result_en,
         result_sel => result_sel,
51
52
         x_en \Rightarrow x_en
53
         x_sel \Rightarrow x_sel
54
         y_en => y_en,
55
         y = sel \implies y = sel,
56
         i_en => i_en,
57
         i_sel \implies i_sel
58
       );
59
```

```
60
     - Clock process definitions
     clk <= not clk after clk_period;</pre>
61
62
63
     -- Stimulus process
64
65
     process
66
     begin
67
       --Reset
        \operatorname{rst} <= '1';
68
        wait until rising_edge(clk);
69
70
        rst <= '0';
71
        - Start the FSM
72
        wait for 10 ns;
        go <= '1';
73
74
        i_le_n <= '1';
75
        wait for 10 ns;
76
77
        wait for 100 ns;
        i_le_n <= '0';
78
79
80
        wait for 20 ns;
81
        go <= '0';
82
       - Wait for the FSM to finish
83
        wait until done = '1';
84
       - End the simulation
85
86
        wait:
87
     end process;
88 end tb; library ieee;
89 use ieee.std_logic_1164.all;
90 use ieee.std_logic_arith.all;
91 use ieee.numeric_std.all;
92
   — Testbench for the our top_level Fibonacci state machine
93
94
95 entity fsm_tb is
96 end fsm_tb;
97
98 architecture to of fsm_tb is
99
     --Inputs
     signal clk:
                             std_logic := '0';
100
     signal rst:
                             std_logic := '0';
101
102
     signal go:
                             std_logic := '0';
103
     signal n_eq_0 :
                             std\_logic := '0';
104
     signal i_le_n :
                             std_logic := '0';
105
106
     - Outputs
107
     signal done:
                             std_logic := '0';
108
109
     — Signals for controlling Datapath
     signal n_en:
                             std\_logic := '0';
110
     signal result_en:
                             std\_logic := '0';
111
112
     signal result_sel:
                             std\_logic := '0';
113
     signal x_en:
                             std_logic := '0';
```

```
114
      signal x_sel:
                                std_logic := '0';
115
      signal y_en:
                                std\_logic := '0';
      signal y_sel:
                                std_logic := '0';
116
117
      signal i_en:
                                std\_logic := '0';
      signal i_sel:
                                std\_logic := '0';
118
119
      - Datapath inputs
120
121
122
      -- Clock
123
      constant clk_period : time := 5 ns;
124
125 begin
      — Instantiate the FSM
126
      UUT : entity work.fsm(behavioral)
127
128
        port map (
129
           clk \Rightarrow clk,
130
           rst \Rightarrow rst,
131
           go \Rightarrow go,
132
           n_eq_0 \Rightarrow n_eq_0,
133
           i_le_n \Rightarrow i_le_n
134
           done \Rightarrow done,
135
136
           n_e = n_e ,
137
           result_en => result_en,
138
           result_sel => result_sel,
139
           x_{en} \Rightarrow x_{en}
140
           x_sel \Rightarrow x_sel,
141
           y_en \Rightarrow y_en,
142
           y_sel \Rightarrow y_sel,
143
           i_en \Rightarrow i_en,
           i_sel \Rightarrow i_sel
144
145
        );
146
      - Clock process definitions
147
148
      clk <= not clk after clk_period;
149
150
      — Stimulus process
151
152
      process
153
      begin
154
        --Reset
155
        rst <= '1';
        wait until rising_edge(clk);
156
157
        rst <= '0';
        - Start the FSM
158
        wait for 10 ns;
159
        go <= '1';
160
        i_le_n <= '1';
161
162
        wait for 10 ns;
163
164
        wait for 100 ns;
165
        i_le_n <= '0';
166
167
        wait for 20 ns;
```

Listing 3: Testbench VHDL Code