

# EEL 4712C - Digital Design: Lab Report 3

Cole Rottenberg  
11062528

March 16, 2024

## Prelab Report

1. Part 1: One Process FSM
2. Part 2: Two Process FSM
3. Part 3: Demo
  - (a) Test on hardware.
  - (b) Assign inputs and outputs to the switches and LEDs.
  - (c) Display to TA  $\text{Fib}(11) = 89$ .

## Prelab Questions

**Highlighting the key differences between a one process and two process FSM.** The major difference between a one process and two process FSM is the flow of states and the logic that controls when a state change occurs. In a one process FSM, our sensitivity list contains a **clk and rst** signal. This means that the state machine will only change states when the clock signal changes. In a two process FSM, our sensitivity list contains the **state and input(s)** signals. This means that the state machine will change states when the state or input signals change. However, the state change in a two process FSM is iterated by a clock signal. This means that the state machine will only change states when the clock signal changes. This adds a layer of abstraction to the state machine, allowing for more complex state machines to be designed.

## Prelab Design and Implementation

The design process started with analyzing the given pseudo code and diagram of components of the Fibonacci Sequence from Lab 2. Then I was able to come up with a basic implementation of a state machine picture in figure 1. The state machine controls the enable of need register **i,x,y, and n** and the select lines of multiplexer for **i,x,y, and n**. The both state machines work by first checking for input signals such as **go and rst** before moving to an initial state. The initial loads the **n** register with the input value while other register loads base values for loops and arithmetic. The FSM then checks the **n** register for a zero value, if it is zero, the FSM moves to the final state and outputs a preset zero value. Otherwise, the FSM moves to the next state and begins the iterative process of calculating the Fibonacci Sequence. The a state checks if we have iterated up to the input value, if so we move to the done state. If we have not, we move to the compute stage which loads the **y** register into the **x** register. The FSM then moves to ADD state which loads the summation of **x** and **y** registers into the **y** register. We do so in two separate states as the addition of the two registers requires a clock cycle. While moving the **y** register to the **x** register, we also iterate the **i** register as to count the number of iterations. We then loop back to the original CHECK state and continue the process until we reach the input value. As mentioned before, if we reach the input value, we move to the done state and output the **done** signal. Before moving from the done state, we must also check of the original **go** signal has reached zero. If it has, we move to the restart state which also outputs the **done** signal. If the **go** signal is not zero, we stay in the done state until it is zero. From the restart

state, we are able to move back to the initial state if we receive a **go** signal. This is the basic design of the state machine. The implementation of the state machine is done in VHDL and is shown in the appendix. The one process FSM code is shown in listing 1 and the two process FSM code is shown in listing 2.

## Reflection

## Prelab Homework

## Postlab Report

### Problem Statement

The goal of the lab was to implement a working FSM to control the datapath implemented in lab 2. The control focused around enabling certain registers and select lines. The inputs used by the FSM include: `clk`, `rst`, `go`, `n_eq_0`, and `i_le_n`. The outputs of the FSM include: `done`, `n_en`, `result_en`, `result_sel`, `x_en`, `x_sel`, `y_en`, `y_sel`, `i_en`, and `i_sel`. The function of the system is to control the datapath to calculate the Fibonacci Sequence. The FSM controls the enable and select lines of the registers and multiplexers in the datapath. The FSM also outputs the `done` signal when the computation is complete.

### Design

The design of the FSM was based on the state diagram shown in figure 1. The FSM was implemented in VHDL and was designed to control the datapath of the Fibonacci Sequence. The FSM was designed to control the enable and select lines of the registers and multiplexers in the datapath. The FSM was also designed to output the `done` signal when the computation is complete. The FSM was implemented in both a one process and two process design. The one process FSM was implemented to control the datapath as expected.

### Implementation

The implementation took a much longer time than expected. For both the one process and two process FSMs, the implementation used similar states and internal signals however, the overall expectation of state and signal changes was different. As seen in the code, the one process FSM used a clock and reset signal to control the state changes. The two process FSM used the state and input signals to control the state changes, however the state changes were iterated by a clock signal. The implementation of the FSM took much longer than expected.

### Testing

The testing of the design was done by first simulating the FSM in ModelSim. The simulation was done by creating a testbench that would simulate the FSM with a set of inputs. The inputs were chosen to test the FSM in a scenario entering a loop and then receiving the `i_le_n` signal. The simulation was successful and the FSM was able to iterate through the states as expected. After receiving the `i_le_n`, the FSM reached the `done` state and outputted the `done` signal. We also can observe the individual states of computation by analyzing the enable and select signals of the registers and multiplexers. The testbench code was used for both the one process and two process FSMs. The testbench code is shown in listing 3.

### Conclusions

The direction and control of the FSM was eventually successful, however the implementation and testing of the FSM took an extensive amount of time. The overall testing and work to develop the FSM took much longer than expected. We were able to produce a proper fibonacci output after hours and hours of testing and implementation. Both the one process and two process FSMs were implemented and tested. The one process FSM was able to control the datapath as expected. The two process FSM was also able to control the datapath as expected.

## Appendix




Figure 1: State Diagram

```

1 library ieee;
2 use ieee.std_logic_1164.all;
3 use ieee.numeric_std.all;
4 -- FSM:
5 -- Building a FSM for the fibonacci datapath
6 entity fsm is
7     port(
8         -- Inputs
9         clk:         in std_logic;
10        rst:          in std_logic;
11        go:           in std_logic;
12        n_eq_0:       in std_logic;
13        i_le_n:       in std_logic;
14
15        -- Outputs
16        done:         out std_logic;
17
18        -- Control signals
19        n_en:         out std_logic;
20        result_en:    out std_logic;
21        result_sel:   out std_logic;
22        x_en:         out std_logic;

```

```

23         x_sel:      out std_logic;
24         y_en:       out std_logic;
25         y_sel:      out std_logic;
26         i_en:       out std_logic;
27         i_sel:      out std_logic
28     );
29 end entity fsm;
30
31 architecture behavioral of fsm is
32     -- Define the states
33     type state_t is (START, INIT, COMPUTE, CHECKLE, DONE_STATE, RESTART);
34     signal state, next_state: state_t := START;
35
36 begin
37     -- No Clock Style
38     -- Logic for state transitions
39     process(clk, rst)
40     begin
41         if (rst = '1') then
42             done <= '0';
43             state <= START;
44             -- Default values
45             -- State transitions
46         elsif (rising_edge(clk)) then
47             done <= '0';
48             i_sel <= '0';
49             i_en <= '0';
50             x_sel <= '0';
51             x_en <= '0';
52             y_sel <= '0';
53             y_en <= '0';
54             n_en <= '0';
55             result_en <= '0';
56             result_sel <= '0';
57
58             case state is
59                 when START =>
60                     -- All to 0
61                     done <= '0';
62                     i_sel <= '0';
63                     i_en <= '0';
64
65                     x_sel <= '0';
66                     x_en <= '0';
67
68                     y_sel <= '0';
69                     y_en <= '0';
70
71                     n_en <= '0';
72
73                     result_en <= '0';
74                     result_sel <= '0';
75
76                     if go = '1' then

```

```

77 | state <= INIT;
78 | _____n_en <= '1';
79 |     else
80 |         state <= START;
81 |     end if;
82 |     — Implement default defined values for every state
83 |
84 |     when INIT =>
85 |         if (n_eq_0 = '0') then
86 |             result_sel <= '0'; — Select the result
87 |             i_sel <= '1'; — i become 2... beginning of loop
88 |             i_en <= '1';
89 |
90 |             x_sel <= '1'; — X become 0... starting value
91 |             x_en <= '1';
92 |
93 |             y_sel <= '1'; — Y become 1... starting value
94 |             y_en <= '1';
95 |             state <= CHECKLE;
96 |         else
97 |             result_sel <= '1'; — Select default 0 result if n = 0
98 |             _____result_en <= '1'; — Enable for DONESTATE
99 |             state <= DONESTATE;
100 |         end if;
101 |
102 |     when CHECKLE =>
103 |         — Check if i <= n
104 |         if (i_le_n = '1') then
105 |             state <= COMPUTE;
106 |             _____i_en <= '1';
107 |         else
108 |             x_en <= '0';
109 |             y_en <= '0';
110 |             i_en <= '0';
111 |             state <= DONESTATE;
112 |             _____result_sel <= '0';
113 |             _____result_en <= '1';
114 |         end if;
115 |
116 |     when COMPUTE =>
117 |         i_sel <= '0';
118 |         i_en <= '0'; — Redundant
119 |         x_sel <= '0';
120 |         x_en <= '1'; — Redundant
121 |         y_sel <= '0';
122 |         y_en <= '1'; — Redundant
123 |
124 |         state <= CHECKLE;
125 |
126 |     when DONESTATE =>
127 |         — Need to prevent bad state loops because of race
           conditions
128 |         done <= '1';
129 |         if go = '1' then

```

```

130         state <= DONE_STATE;
131     else
132         state <= RESTART;
133     end if;
134     when RESTART =>
135
136         done <= '1';
137         -- Now we can restart the process if go is high
138         if go = '1' then
139             state <= INIT;
140         done <= '0';
141         n_en <= '1';
142     else
143         state <= RESTART;
144     end if;
145     when others => null;
146 end case;
147 end if;
148 end process;
149 end architecture behavioral;

```

Listing 1: One Process FSM VHDL Code

```

1 library ieee;
2 use ieee.std_logic_1164.all;
3 use ieee.numeric_std.all;
4
5 -- FSM:
6 -- Building a FSM for the fibonacci datapath
7
8 entity fsm is
9     port(
10         -- Inputs
11         clk:         in std_logic;
12         rst:         in std_logic;
13         go:          in std_logic;
14         n_eq_0:      in std_logic;
15         i_le_n:      in std_logic;
16
17         -- Outputs
18         done:        out std_logic;
19
20         -- Control signals
21         n_en:        out std_logic;
22         result_en:   out std_logic;
23         result_sel:  out std_logic;
24         x_en:        out std_logic;
25         x_sel:       out std_logic;
26         y_en:        out std_logic;
27         y_sel:       out std_logic;
28         i_en:        out std_logic;
29         i_sel:       out std_logic;
30     );
31
32 end entity fsm;

```

```

33
34 architecture behavioral of fsm is
35     -- Define the states
36     type state_type is (START, INIT, BUFF, COMPUTE, ADD, CHECKLE,
37         DONE.STATE, RESTART);
38     signal state, next_state: state_type := START;
39 begin
40     -- Logic for clock and reset
41     process(clk, rst)
42     begin
43         if rst = '1' then
44             state <= START; -- Reset state
45         elsif rising_edge(clk) then
46             state <= next_state; -- Update state
47         end if;
48
49     end process;
50
51     -- Logic for state transitions
52     process(state, go)
53     begin
54         -- Default values to prevent latches
55         -- State transitions
56         case state is
57
58             when START =>
59                 -- All to 0
60                 i_en <= '0';
61                 x_en <= '0';
62                 y_en <= '0';
63                 n_en <= '0';
64                 done <= '0';
65
66                 if go = '1' then
67                     next_state <= INIT;
68                 else
69                     next_state <= START;
70                 end if;
71                 -- Implement default defined values for every state
72
73             when INIT =>
74                 -- Unable Done
75                 done <= '0';
76                 i_sel <= '1';
77                 i_en <= '1';
78                 x_sel <= '1';
79                 x_en <= '1';
80                 y_sel <= '1';
81                 y_en <= '1';
82                 n_en <= '1';
83                 result_en <= '0';
84                 next_state <= CHECKLE;
85

```

```

86  when BUFF =>
87      — Buffer state to allow n to loaded and compared
88      n_en <= '1';
89      next_state <= CHECKLE;
90
91  when CHECKLE =>
92      — Check if i <= n
93      if (i_le_n = '1') then
94          next_state <= COMPUTE;
95      else
96          next_state <= DONESTATE;
97      end if;
98
99  when COMPUTE =>
100     i_sel <= '0';
101     i_en <= '1'; — Redundant
102     x_sel <= '0';
103     x_en <= '1'; — Redundant
104
105     next_state <= ADD;
106
107  when ADD =>
108     — Allows Clock Cycle so the addition of x and y can be done
109     before y is loaded
110     y_sel <= '0';
111     y_en <= '1'; — Redundant
112
113     next_state <= BUFF;
114  when DONESTATE =>
115     result_sel <= '0'; — DBG
116     result_en <= '1'; — Only enable the result... the init state
117     handles which result to select
118     — Need to prevent bad state loops because of race conditions
119     done <= '1';
120     if go = '1' then
121         next_state <= DONESTATE;
122     else
123         next_state <= RESTART;
124     end if;
125  when RESTART =>
126     result_sel <= '0'; — DBG
127     result_en <= '0'; — Only enable the result... the init state
128     handles which result to select
129     i_en <= '0';
130     x_en <= '0';
131     y_en <= '0';
132     n_en <= '0';
133     done <= '0';
134     — Now we can restart the process if go is high
135     if go = '1' then
136         next_state <= INIT;
137     else
138         next_state <= RESTART;
139     end if;

```



```

137         when others => null;
138     end case;
139 end process;
140 end architecture behavioral;

```

Listing 2: Two Process FSM VHDL Code

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.std_logic_arith.all;
4  use ieee.numeric_std.all;
5
6  -- Testbench for the our top-level Fibonacci state machine
7
8  entity fsm_tb is
9  end fsm_tb;
10
11 architecture tb of fsm_tb is
12     -- Inputs
13     signal clk :          std_logic := '0';
14     signal rst :          std_logic := '0';
15     signal go :           std_logic := '0';
16     signal n_eq_0 :       std_logic := '0';
17     signal i_le_n :       std_logic := '0';
18
19     -- Outputs
20     signal done:          std_logic := '0';
21
22     -- Signals for controlling Datapath
23     signal n_en:          std_logic := '0';
24     signal result_en:     std_logic := '0';
25     signal result_sel:    std_logic := '0';
26     signal x_en:          std_logic := '0';
27     signal x_sel:         std_logic := '0';
28     signal y_en:          std_logic := '0';
29     signal y_sel:         std_logic := '0';
30     signal i_en:          std_logic := '0';
31     signal i_sel:         std_logic := '0';
32
33     -- Datapath inputs
34
35     -- Clock
36     constant clk_period : time := 5 ns;
37
38 begin
39     -- Instantiate the FSM
40     UUT : entity work.fsm(behavioral)
41         port map (
42             clk => clk ,
43             rst => rst ,
44             go  => go ,
45             n_eq_0 => n_eq_0 ,
46             i_le_n => i_le_n ,
47             done => done ,
48

```

```

49     n_en => n_en ,
50     result_en => result_en ,
51     result_sel => result_sel ,
52     x_en => x_en ,
53     x_sel => x_sel ,
54     y_en => y_en ,
55     y_sel => y_sel ,
56     i_en => i_en ,
57     i_sel => i_sel
58 );
59
60 — Clock process definitions
61 clk <= not clk after clk_period;
62
63 — Stimulus process
64
65 process
66 begin
67     — Reset
68     rst <= '1';
69     wait until rising_edge(clk);
70     rst <= '0';
71     — Start the FSM
72     wait for 10 ns;
73     go <= '1';
74     i_le_n <= '1';
75     wait for 10 ns;
76
77     wait for 100 ns;
78     i_le_n <= '0';
79
80     wait for 20 ns;
81     go <= '0';
82     — Wait for the FSM to finish
83     wait until done = '1';
84
85     — End the simulation
86     wait;
87 end process;
88 end tb; library ieee;
89 use ieee.std_logic_1164.all;
90 use ieee.std_logic_arith.all;
91 use ieee.numeric_std.all;
92
93 — Testbench for the our top_level Fibonacci state machine
94
95 entity fsm_tb is
96 end fsm_tb;
97
98 architecture tb of fsm_tb is
99     — Inputs
100     signal clk :          std_logic := '0';
101     signal rst :          std_logic := '0';
102     signal go :           std_logic := '0';

```

```

103  signal n_eq_0 :          std_logic := '0';
104  signal i_le_n :          std_logic := '0';
105
106  — Outputs
107  signal done:             std_logic := '0';
108
109  — Signals for controlling Datapath
110  signal n_en:              std_logic := '0';
111  signal result_en:         std_logic := '0';
112  signal result_sel:        std_logic := '0';
113  signal x_en:              std_logic := '0';
114  signal x_sel:             std_logic := '0';
115  signal y_en:              std_logic := '0';
116  signal y_sel:             std_logic := '0';
117  signal i_en:              std_logic := '0';
118  signal i_sel:             std_logic := '0';
119
120  — Datapath inputs
121
122  — Clock
123  constant clk_period : time := 5 ns;
124
125 begin
126  — Instantiate the FSM
127  UUT : entity work.fsm(behavioral)
128    port map (
129      clk => clk ,
130      rst => rst ,
131      go => go ,
132      n_eq_0 => n_eq_0 ,
133      i_le_n => i_le_n ,
134      done => done ,
135
136      n_en => n_en ,
137      result_en => result_en ,
138      result_sel => result_sel ,
139      x_en => x_en ,
140      x_sel => x_sel ,
141      y_en => y_en ,
142      y_sel => y_sel ,
143      i_en => i_en ,
144      i_sel => i_sel
145    );
146
147  — Clock process definitions
148  clk <= not clk after clk_period;
149
150  — Stimulus process
151
152  process
153  begin
154    — Reset
155    rst <= '1';
156    wait until rising_edge(clk);

```

```

157     rst <= '0';
158     -- Start the FSM
159     wait for 10 ns;
160     go <= '1';
161     i_le_n <= '1';
162     wait for 10 ns;
163
164     wait for 100 ns;
165     i_le_n <= '0';
166
167     wait for 20 ns;
168     go <= '0';
169     -- Wait for the FSM to finish
170     wait until done = '1';
171
172     -- End the simulation
173     wait;
174 end process;
175 end tb;

```

Listing 3: Testbench VHDL Code