

EEL 4712C - Digital Design: Lab Report

Cole Rottenberg
11062528

March 3rd, 2024

```
1 — This is a test VHDL code block
2 library IEEE;
3 use IEEE.STD_LOGIC_1164.ALL;
4 use IEEE.STD_LOGIC_ARITH.ALL;
5
6 entity test is
7     Port ( a : in   STD_LOGIC;
8           b : in   STD_LOGIC;
9           c : out  STD_LOGIC);
10 end test;
```

Listing 1: Test VHDL Code

Lab Report

Problem Statement

The lab is broken into 4 individual parts and two groups of two. The first part deals with static timing analysis and the second part deals with implementing a basic VGA driver to display a box on a monitor. The third part deals with implementing a VGA driver to display a moving box on a monitor. The fourth part deals applying the same static timing analysis from the first part to the moving box from the third part.

Design

Implementation

Testing

Conclusions

Appendix