EEL 4712C - Digital Design: Lab Report

Cole Rottenberg 11062528

March 3rd, 2024

```
This is a test VHDL code block
2
  library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
  use IEEE.STD_LOGIC_ARITH.ALL;
  entity test is
7
                      STD_LOGIC;
      Port (
              a : in
8
              b : in
                      STD_LOGIC;
9
                       STDLOGIC);
              c : out
10 end test;
```

Listing 1: Test VHDL Code

Lab Report

Problem Statement

The lab is broken into 4 individual parts and two groups of two. The first part deals with static timing analysis and the second part deals with implementing a basic VGA driver to display a box on a monitor. The third part deals with implementing a VGA driver to display a moving box on a monitor. The fourth part deals applying the same static timing analysis from the first part to the moving box from the third part.

Design

Implementation

Testing

Conclusions

Appendix