


Pages 27.6 cm x 21.2 cm

Ruled 7 mm • Ligné 7 mm

## EXERCISE BOOK CAHIER D'EXERCICES

NAME/NOM			
SUBJECT/SUJET	CPEN	311	



LEC	Lecture 1
1/9/20	FPGA (Field Programmable gate array)
	PROS: Can be updated in real time · Slower  · good for small scale · Not as good for large - scale
	Summory:  ① ASIC vs. FPGA ② Look up tables ③ Design process (simulation to synthesis)
LEC 1/13/20	Lecture 2
	Two types of writing HDL:  ①Behavioural -> Higher level, describes logic ② Structural -> Low Level, what gate connects to what
	System Verilog Syntax and Rules: Module flopr (input logic Clk, input logic [3:0] d, output logic y
	Synchronous Reset -> Reset occurs on rising edge of clk Asynchronous Reset -> Resets regardless of where dk is

):

	Lecture 3
LEC 1/16/20	Clicker Quiz
	0101
	0100
	*Use dot convention when connecting ports
	UP to SS 93
LEC 1/20/20	Lecture H (Slide Set 3a Circuit timing basics)
	Delay Path delay of all paths cravit wide
	(minimum clock time) = (critical path time)
	Flip Flop Lelays: (Non-Ideal)
	$-\frac{D}{Q}$
	CIK
	Q

Requirement: talk = talk-to-gmax + taritical-path + tectup Lecture 5 Lecture 8 PicoBlaze -> Lab 3 (Easiest Lab?) Stort early -> Lab 4 (Most difficult lab) Store/Fetch -> used for scrotchood RAM Roozbeh -> knows where the Dez's are CHV (4 chapters on Pico Blaze) In-class-activity on PicoBlaze relevant to 

	Lecture 9
2/24/20	
	Laundry example:
	Time = 60+20(K-1) minutes
	load 1 all other loads
	T = (40 + 20k) minutes
	Latency -> When I put something into the system, how long before it is output
	Latency 7 throughput
	Generally more important
LEC	*[Final Exam] -> In-Class activity on Pipelining
3/09/20	Lecture 12
	OHOW to move data from Fast -> Slow clk
	@ Moving data from Slow-> Fast clk
	[SS13 Pg 63] Phose locked Loop > Clk multiplier