



# State Machine Controller

## Instructions

~~Case 2: opcode = 110  
Op = 10~~

## How to Execute each instruction

① Put Sximm8 into Rn

How:

- Set vsel to 0100
- Set write to 1
- Set nsel to 100 } S1a ③

② Shift Rm based on the [2:0] Shift and put into RD

How:

- Set nsel to 001 } S2a
- Set load a to 0
- Set load b to 1
- Set bsel to 00 } S2b
- Set asel to 1 } S2c
- Set load c to 1 }
- Set load s to 1 }
- Set write to 1 }
- Set vsel to 0001 }

③ Add shifted Rm with Rn and put in Rd

How:

- Set nsel to 001 } S3a
- Set load a to 0 }
- Set load b to 1 }
- Set nsel to 100 } S3b
- Set load a to 1 }
- Set load b to 0 }
- Set asel to 0 } S3c
- Set bsel to 0 }
- Set load c to 1 }
- Set load s to 1 }
- Set write to 1 } S3d
- Set vsel to 0001 }
- Set nsel to 010 }

## Top level:

'define S1 1110

'define S2 101

'define S1a 10

// Execute R[RD] = Sx(im8)

② 'define S1b 00

// Execute R[RD] = Sh - Rm

'define S2 101

'define S2a 00

// Execute R[RD] = R[Rn] + Sh - Rm

'define S2b 01

// Execute Status = f(R[Rn] - Sh - Rm)

⑤ 'define S2c 10

// Execute R[RD] = R[Rn] & Sh - Rm

⑥ 'define S2d 11

// Execute R[RD] = ~Sh - Rm

⑤ AND shifted Rm and Rn and put in Rd

How:

- Set nsel to 001 } S5a
- Set load a to 0 }
- Set load b to 1 }

- Set nsel to 100 } S5b
- Set load a to 1 }
- Set load b to 0 }

- Set asel to 0 } S5c
- Set bsel to 0 }
- Set load c to 1 }

- Set load s to 1 }

- Set nsel to 010 } S5d
- Set vsel to 0001 }
- Set write to 1 }

⑥ NOT shifted Rm and put in Rd

How:

- Set nsel to 001 } S6a
- Set load a to 0 }
- Set load b to 1 }
- Set asel to 1 }

- Set bsel to 0 } S6b
- Set load c to 1 }
- Set load s to 1 }

- Set nsel to 010 } S6c
- Set vsel to 0001 }
- Set write to 1 }



## State encoding

A = 00

B = 01

C = 11

D = 10

let :

$p_1, p_0$  = present state

$n_1, n_0$  = next state

$x_2, x_1$  = inputs


$f_1, f_0$  = output

| $p_1$ | $p_0$ | $f_1$ | $f_0$ |
|-------|-------|-------|-------|
| 0     | 0     | 0     | (0)   |
| 0     | 1     | 1     | X (1) |
| 1     | 0     | 1     | X (2) |
| 1     | 1     | 1     | 0 (3) |

$n_1$

| 00 | 01       | 11       | 10       |          |
|----|----------|----------|----------|----------|
| 0  | $O_0$    | $O_1$    | $O_3$    | $O_2$    |
| 1  | $I_A$    | $O_5$    | $O_7$    | $I_C$    |
| 12 | $I_{12}$ | $I_{13}$ | $I_3$    | $I_{14}$ |
| 10 | $O_8$    | $I_9$    | $I_{11}$ | $O_{10}$ |

1XX1



| $p_1$ | $p_0$ | $f_0$ |
|-------|-------|-------|
| 0     | 0     | 0     |
| 0     | 1     | 1     |
| 1     | 0     | 1     |
| 1     | 1     | 1     |

"doesn't  
depend on  
present"

this is an OR Gate

| $p_1$ | $p_0$ | $x_2$ | $x_1$ | $n_1, n_0$ | $f_1, f_0$ |
|-------|-------|-------|-------|------------|------------|
| 0     | 0     | 0     | 0     | 00         | (0) 0      |
| 0     | 0     | 0     | 1     | 01         | (1) 0      |
| 0     | 0     | 1     | 0     | 00         | (2) 0      |
| 0     | 0     | 1     | 1     | 01         | (3) 1      |

| $p_1$ | $p_0$ | $x_2$ | $x_1$ | $n_1, n_0$ | $f_1, f_0$ |
|-------|-------|-------|-------|------------|------------|
| 0     | 1     | 0     | 0     | 10         | (4)        |
| 0     | 1     | 0     | 1     | 00         | (5)        |
| 0     | 1     | 1     | 0     | 11         | (6)        |

| $p_1$ | $p_0$ | $x_2$ | $x_1$ | $n_1, n_0$ | $f_1, f_0$ |
|-------|-------|-------|-------|------------|------------|
| 1     | 0     | 0     | 0     | 01         | (7)        |
| 1     | 0     | 0     | 1     | 11         | (8)        |
| 1     | 0     | 1     | 0     | 01         | (9)        |

| $p_1$ | $p_0$ | $x_2$ | $x_1$ | $n_1, n_0$ | $f_1, f_0$ |
|-------|-------|-------|-------|------------|------------|
| 1     | 1     | 0     | 0     | 11         | (12)       |
| 1     | 1     | 0     | 1     | 11         | (13)       |
| 1     | 1     | 1     | 0     | 11         | (14)       |

| 00 | 01       | 11       | 10       |          |
|----|----------|----------|----------|----------|
| 0  | $O_0$    | $I_1$    | $I_1$    | $O_2$    |
| 0  | $O_4$    | $O_5$    | $I_7$    | $I_C$    |
| 12 | $I_{12}$ | $I_{13}$ | $I_5$    | $I_{14}$ |
| 10 | $I_8$    | $I_9$    | $I_{11}$ | $O_{10}$ |

XOX1


| 00 | 01       | 11       | 10       |          |
|----|----------|----------|----------|----------|
| 0  | $O_0$    | $I_1$    | $I_1$    | $O_2$    |
| 0  | $O_4$    | $O_5$    | $I_7$    | $I_C$    |
| 12 | $I_{12}$ | $I_{13}$ | $I_5$    | $I_{14}$ |
| 10 | $I_8$    | $I_9$    | $I_{11}$ | $O_{10}$ |

X110

1XXX

0001  
0011  
1001  
1011



$x_2 \ x_1$



## Chapter 1: Digital Abstraction

## Noise

ANALOG (Noise accumulates)




▷ Buffer: determines if its in a 0 or 1 range and makes it a pristine 0 or 1. Effectively scrubbing noise.

## Digital Signals

- N elements requires  $\log_2 N$  bits, ie: 8 colours needs  $\log_2 8 = 3$  bits

## Combinational Logic Circuit



## Verilog

- Verilog is a hardware description language HDL  
NOT code/software  
- Quartus does not run verilog, it runs the logic gates made from the verilog

## Sequential Logic Circuit

- Has memory

## Chapter 3: Boolean Algebra

## Axioms

$$1 \wedge X = X \quad 0 \wedge X = 0$$

$$1 \vee X = 1 \quad 0 \vee X = X$$

$$\bar{0} = 1 \quad \bar{1} = 0$$

Equivantly

$$\rightarrow 0 = 1 \quad \rightarrow 1 = 0$$

## Properties

Commutative:  $X \wedge Y = Y \wedge X$

Associative:  $X \wedge (Y \wedge Z) = (X \wedge Y) \wedge Z$

Distributive:  $X \wedge (Y \vee Z) = (X \wedge Y) \vee (X \wedge Z)$

Idempotence:  $X \wedge X = X ; X \vee X = X$

Complementation:  $X \wedge \bar{X} = 0 ; X \vee \bar{X} = 1$

Absorbtion:  $X \wedge (X \vee Y) = X$

Combining:  $(X \wedge Y) \vee (X \wedge \bar{Y}) = X$


De Morgans:  $(\bar{X} \wedge \bar{Y}) = \bar{X} \vee \bar{Y}$

## Logic Gates

AND OR NOT



NAND NOR XOR




$$f = (\overline{a \wedge b}) \quad f = (\overline{a \vee b})$$

- output high if one input is high  
- output true if odd number of inputs is high

$$f = \overline{\overline{a} \wedge \overline{b}}$$

## Bubble Rule



## Truth Tables

| a | b | $a \wedge b$ | $a \vee b$ |
|---|---|--------------|------------|
| 0 | 0 | 0            | 0          |
| 1 | 0 | 0            | 1          |
| 0 | 1 | 0            | 1          |
| 1 | 1 | 1            | 1          |

| a | $\bar{a}$ |
|---|-----------|
| 0 | 1         |
| 1 | 0         |

## Duality

- You can change every  $\wedge \rightarrow \vee$  and  $\vee \rightarrow \wedge$  and  $0 \rightarrow 1$  and  $1 \rightarrow 0$  and everything holds

## Normal Form

| a | b | c | $q$ |
|---|---|---|-----|
| 0 | 0 | 0 | 0   |
| 0 | 0 | 1 | 0   |
| 0 | 1 | 0 | 0   |
| 0 | 1 | 1 | 1   |
| 1 | 0 | 0 | 0   |
| 1 | 0 | 1 | 1   |
| 1 | 1 | 0 | 1   |
| 1 | 1 | 1 | 1   |

## Verilog

AND OR NOT XOR  
 $\wedge \quad | \quad \sim \quad \uparrow$


module Majority(a,b,c,out);

input a,b,c;

output out;

assign out = (a & b) | (a & c) | (b & c);

endmodule



| a | b | XOR |
|---|---|-----|
| 0 | 0 | 0   |
| 1 | 0 | 1   |
| 0 | 1 | 1   |
| 1 | 1 | 0   |

# Chapter 6: Combinational Logic

**4**

**closed**

-closed under acyclic composition

-you can add them up and it's still combinational as long as you don't make loops

-no memory

**Binary**

$2^n$  = combos

where n is bits

$2^3 = 8$

$2^4 = 16$

**Karnaugh Map**

|    | 00 | 01 | 11 | 10 |
|----|----|----|----|----|
| 00 | 0  | 1  | 1  | 1  |
| 01 | 0  | 1  | 1  | 0  |
| 11 | 0  | 1  | 0  | 0  |
| 10 | 0  | 0  | 1  | 0  |

**minterm**

-Product term

$$f = \sum_{dcba} m(1, 2, 3, 5, 7, 11, 13)$$

-must have min 4 & if dcba

**Normal Form**

-Sum of the product terms

**Implicant**

- a minterm could have value 0
- an implicant could have less terms by combining

**Don't Cares**

-allows you to cover a larger area with X's and thus make less implicants

**Grouping**

-can group in

8

4

2

-must choose biggest and work down

**Prime implicant**

-an implicant that cannot be made larger

**Essential Prime implicant**

-an implicant with a  $\Sigma$  only covered once

# Chapter 7 Verilog

"To describe combinational logic to be synthesized we only use assign and case statements"

**Structure**

```
module Counter(in, out);
    input [3:0] in;
    output [out];
    //Module Body (logic)
endmodule
```

**Wire**

-outputs are a wire by default

-Assigned by an ASSIGN statement

-Used to connect modules

**Reg**

-If assigned in a case statement or an always block

-Not a register

**Case Statement**

-Specifies a truth table

-must have all possibilities covered or include a default

**Always Block**

`always@(ini) begin`

`end`

`always@(*) begin`

`end`

**begin/end**

-like {} in C (Brackets)

**Assign**

Computed whenever RHS changes.

Describes hardware

**Testbench**

`Initial`  $\rightarrow$  like an always block

`#100`  $\rightarrow$  wait 100ps

`$display("like printf");`

`repeat`  $\rightarrow$  loop generator

$= = =$   
 $! = =$

# Chapter 8 Combinational Building Blocks


## Decoder

- Converts one type of symbol to a different type

In general:

Decoder: Binary  $\rightarrow$  One-hot


Encoder: One-hot  $\rightarrow$  binary



## Verilog (Decoder)

```
// n -> m decoder
// a - binary input (n bits wide)
// b - one-hot output (m bits wide)
module Dec(a,b);
    parameter n=2;
    parameter m=4;
    input [n-1:0] a;
    output [m-1:0] b;
    assign b = 1<<a;
endmodule
```

## Gates (2 $\rightarrow$ 4 Decoder)



## key Building Blocks

- ① Decoder
- ② Encoder
- ③ Multiplexer
- ④ Arbiter
- ⑤ Comparator
- ⑥ Read only memories

## Parameter

- Can override default values

```
Dec #(3,8) dec38(a,b);
```

## Encoder


- Converts one-hot to binary



## Multiplexer

- Chooses what input becomes the output

```
module Enc42(a,b);
    input [3:0] a;
    output [1:0] b;
    assign b = {a[3]<|a[2], a[3]<|a[1]};
endmodule
```





## Example (Prime number function)


```
module Primed(in,isprime);
    input [2:0] in;
    output isprime;
    wire [7:0] b;
```

wire isprime = b[1] | b[2] | b[3] | b[4] | b[5] | b[6] | b[7]

```
Dec #(3,8) d(in,b);
endmodule
```



4 input K bit mux, one-hot select



|               |                    |
|---------------|--------------------|
| Select = 0001 | b = a <sub>0</sub> |
| Select = 0010 | b = a <sub>1</sub> |
| Select = 0100 | b = a <sub>2</sub> |
| Select = 1000 | b = a <sub>3</sub> |


## Mux4(a<sub>3</sub>, a<sub>2</sub>, a<sub>1</sub>, a<sub>0</sub>, s, b);

```
parameter k=1;
input [k-1:0] a0, a1, a2, a3;
input [3:0] s;
output [k-1:0] b;
wire [k-1:0] b;
```

```
assign b = ({k{S[0]}} & a0) |
           ({k{S[1]}} & a1) |
           ({k{S[2]}} & a2) |
           ({k{S[3]}} & a3);
```

endmodule

## Binary-Select Mux



-Less efficient

```
module Muxb3(a2,a1,a0,sb,b);
parameter k=1;
input [k-1:0] a2,a1,a0;
input [1:0] sb;
output [k-1:0] b;
Wire [2:0] s;
Dec #(2,3) d(sb,s);
Mux3 #(k) m(a2,a1,a0,s,b);
endmodule
```


## Factoring

### 4:1 Mux Binary Select

Built out of 2 smaller Muxes

```
module Mux4b(a3,a2,a1,a0,sb,b);
parameter k=1;
input [k-1:0] a3,a2,a1,a0;
input [1:0] sb;
output [k-1:0] b;
Wire [k-1:0] t0,t1;
```

```
assign t0 = sb[0] ? a1 : a0;
assign t1 = sb[0] ? a3 : a2;
assign b = sb[1] ? t0 : t1;
```




## Shannon Expansion

$$F(x_0, x_1, x_2) = (\bar{x}_0 \wedge F(0, x_1, x_2)) \vee (x_0 \wedge F(1, x_1, x_2))$$

-used to simplify muxes to smaller muxes

-Can be done with any X input

## FPGA Logic Block




\* C values = Blue  
\* D values = Red  
From large encoder example

## 4:2 Encoder


```
module Enc42(a,b,c);
input [3:0] a;
output [1:0] b;
output c;
Wire [1:0] b;
Wire c;
```

```
assign b[1] = a[3] | a[2];
assign b[0] = a[3] | a[1];
assign c = 1a; // c = a[0] | a[1] | a[2] | a[3];
endmodule
```




## Arbiter

-Finds first 1 in  
r Starting at LSB  
and outputs a 1-hot-code  
as the position of that one



## Priority Encoder



-Finds the first occurrence of a 1 in the input bus starting at the LSB and outputs its position in binary

module PriorityEncoder83(r,b);

input [7:0] r;

output [2:0] b;


wire [7:0] g;

Arb #(8) a(r,g);



Enc83 e(g,b);

endmodule

Ends Here



## Equality Comparator



```
module EqComp(a,b,eq);
parameter k=8;
input [k-1:0] a,b;
output eq;
wire eq;
assign eq = (a==b);
endmodule
```

## Magnitude Comparator



module MagComp(a,b,gt);

parameter k=8;

input [k-1:0] a,b;

output gt;


wire [k-1:0] eqi = a ~ b;

wire [k-1:0] gti = a & ~ b;

wire [k:0] gt6 = {((eqi[k-1:0] & gti[k-1:0]) | gti[k-1:0]), 1'b0};

wire gt = gt6[k];

$a > b \text{ iff } a[i] > b[i] \text{ AND } a[j] = b[j] \text{ for } j < i$



module MagComp(a,b,gt);

parameter k=8;

input [k-1:0] a,b;

output gt;



wire gt = (a > b);

endmodule

## Read only Memory (ROM)



```
module ROM(read_address,dout);
parameter data_width = 32;
parameter addr_width = 4;
parameter filename = "data.txt";
input [addr_width-1:0] read_address;
output [data_width-1:0] dout;
reg [data_width-1:0]mem[2**addr_width-1:0];
initial $readmemb(filename,mem);
assign dout = mem(read_address);
endmodule
```

## Register with load enable



```
module vDFFE(clk, en, in, out);
parameter n = 1; // Width
input clk, en;
input [n-1:0] in;
output [n-1:0] out;
reg [n-1:0] out;
wire [n-1:0] next_out;
assign next_out = en? in: out;
always @ (posedge clk)
out = next_out;
endmodule
```


## Register File



# ARM

## Assembly Syntax

### Levels of Representation



Ex: C:  $a = b + c + d + e;$

ARM: ADD a,b,c //add b and c and place in a  
ADD a,a,d  
ADD a,a,e

Ex: C:  $f = (g+h) - (i+j);$

ARM: ADD +0,g,h  
ADD +1,i,j  
SUB f,+0,+1 //f = +0 - +1

### Types of Memory

- ① DRAM (Dynamic)
- ② SRAM (static)
- ③ Flash memory (holds value even when powered off)

### Reading from Memory


LDR R5, [R2, #8] address  
//R2 contains <val> 100,  
takes that and stores it  
in R5  
#(<val>) is the offset to  
get to the right address

### Bytes

- int takes up 32 bit 'word'  
broken up into 4-8bit bytes

0000 0000 0000 1010

- ARM puts LSB first in 32 bit word "little endian"  
- Could also put MSB first "big endian"



### Writing to Memory

STR r5, [r3, #48]  
// Stores the value in  
r5 at that address

### Immediate operands

ADD r3, r3, #4  
//r3 = r3 + 4

### Instruction Field


| Cond | F | I | Opcode | S | Rn | Rd | Operand 2 |
|------|---|---|--------|---|----|----|-----------|
| 4    | 2 | 1 | 4      | 1 | 4  | 4  | 12        |

### Logical Operations

AND r5, r3, r2 // reg r5 = reg r3 & reg r2  
ORR r5, r3, r2 // reg r5 = reg r3 | reg r2  
MVN r5, r2 // reg r5 = ~ reg r2  
MOV r6, r5 // reg r6 = reg r5

### Branches

if( $i == j$ )  
  f = g + h;  
else f = g - h;



### Loops

C Code { while (Save[i] == k)  
            i++; }

ARM Assembly

Loop: ADD r12, r6, r3, LSL #2  
// r12 = address of save[i]  
LDR r0, [r12, #0]  
// Temp reg r0 = Save[i]  
CMP r0, r5  
BNE Exit  
ADD r3, r3, #2  
B Loop  
Exit:

CMP R3, R4  
BNE Else // Branch not equal, go to Else:  
ADD r0, r2, r2 // Skipped if i != j  
Else: SUB r0, r2, r2  
Exit:

## Conditional Execution

- Can eliminate branches

```
CMP R3, R4
BNE Else
ADD r0, r1, r2
B Exit
Else: SUB r0, r2, r2
```

Exit:

## Hexadecimal

|                 |                 |  |
|-----------------|-----------------|--|
| D <sub>10</sub> | H <sub>16</sub> | <u>Hexadecimal → Decimal:</u>  |
| 0               | 0               | (A B C D E F) <sub>16</sub> = (43785) <sub>10</sub>                                |
| 1               | 1               | ↓ ↓ ↓ ↓  |
| 2               | 2               | 16 <sup>3</sup> 16 <sup>2</sup> 16 <sup>1</sup> 16 <sup>0</sup>                    |
| 3               | 3               |  |
| 4               | 4               | 10 · 16 <sup>3</sup> + 11 · 16 <sup>2</sup> + 0 · 16 <sup>1</sup> + 9 · 1 = 43,785 |
| 5               | 5               |  |
| 6               | 6               | <u>Decimal → Hexadecimal:</u>  |
| 7               | 7               | (479) <sub>10</sub> = (1 DF) <sub>16</sub>   |
| 8               | 8               |  |
| 9               | 9               | 479 ÷ 16 = 29 [R15] → F  |
| 10              | a               | 29 ÷ 16 = 1 [R13] → D  |
| 11              | b               | 1 ÷ 16 = 0 [R1] → I  |

## Step 1

- ARM uses R0-R3 for the first 4 parameters passed
- More than 4 parameters requires using memory

main:

```
MOV R0, #1
MOV R1, #5
MOV R2, #9
MOV R3, #20
```

## Step 2

- ARM uses branch and link BL to transfer control to subroutine
- Places address to return home to in LR (R14)

BL leaf-function

## Indirect Branches

Bx Rm

MOV PC, Rm

## Function Call in ARM

Steps:

- ① Put parameters where function can find them
- ② Transfer control to the function
- \* ③ Acquire storage for function
- ④ Perform task
- ⑤ Put result where calling function can access it
- ⑥ Return control to the point of origin (function might be called from many places)

## C Code to Execute

```
/* main.c */
extern int leaf-example(int, int, int, int);
void main() {
    int result = leaf-example(1, 5, 9, 20);
    if (result > 10)
        ;
    ...
}

/* leaf.c */
int leaf-example(int g, int h, int i, int j) {
    int f;
    f = (g+h)-(i+j);
    return f;
}
```

## Terminology

Caller: makes the call ie: main

Callee: function being called ie: leaf-example

## Convention:

- ARM uses Callee Saving

## Step 5

- ARM puts the result to be returned in R0.

\* Note this overwrites Parameter 4 placed in R0. This is ok because we will save a copy of it on the stack  
MOV R0, R4

## Step 6

MOV pc, lr

- PC(R15) in ARM
- Value in lr is pc address at BL+4