

Slide Set 1 Noise

Verilog: HDL • Describes logic used as input Gates • Synthesis/Simulation

Slide Set 2 Verilog: Literal numbers

Boolean → Verilog: (size) (signed) (radix) value

AND, OR, NOT, XOR

Replicator {K{N}}

Wire [1:0] x = 2'b10;

Wire [7:0] y = {4{x}}

Array: {y = 8'b10101010}

reg [3:0] data [7:0];

data contains 8 elements each with 4 bits

Bitwise expression:

Wire [3:0] result = A & B;

result [0] = A[0] & B[0];

Bitwise of one element:

result = 1A;

result = {A[0]1A[1]1A[2].....}

Slide Set 3 Karnaugh Maps

Two-Variable

Three-Variable

Four-Variable

Five-Variable

Definitions

minterm → row in the truth table

implicant → row with output = 1

PI → all circles

EPI → circle with exposed 1 only covered once

Slide Set 4/5

Reset-Set (RS) Latch

Gated RS Latch

D Flip-Flop

N-bit register?

Module FSM (clk, reset, in, out);

input clk, reset;

input [1:0] in;

output [2:0] out;

define Sa 3'b000

define Sb 3'b001

define Sc 3'b010

define Sd 3'b011

define Se 3'b101

define Sf 3'b111

Wire [2:0] present_state, state_next, reset, state_next;

reg [5:0] next;

VDF #3 STATE (clk, state_next, reset, present_state);

assign state_next = reset ? Sa : state_next;

always @(*) begin

case (in, present_state)

2'b11, Sa: next = {Sb, 3'b101};

2'bxx, Sa: next = {Sa, 3'b101};

2'b10, Sb: next = {Sc, 3'b000};

2'b01, Sb: next = {Sd, 3'b000};

2'b11, Sc: next = {Se, 3'b000};

2'bxx, Sc: next = {Sb, 3'b000};

2'bxx, Sd: next = {Sf, 3'b101};

default: next = {Sa, 3'b101};

endcase

end

assign {state_next, out} = next;

endmodule

Slide Set 6/7

Arbiter

Decoder

Encoder

Shift Register

Multiplexer

Read Only Memory

Multi-Bit adder

Register with load enable

2's Complement

Pipeline Cycles

Slide Set 1 Noise

Verilog: HDL • Describes logic used as input Gates • Synthesis/Simulation

Slide Set 2 Verilog: Literal numbers

Boolean → Verilog: (size) (signed) (radix) value

AND, OR, NOT, XOR

Replicator {K{N}}

Wire [1:0] x = 2'b10;

Wire [7:0] y = {4{x}}

Array: {y = 8'b10101010}

reg [3:0] data [7:0];

data contains 8 elements each with 4 bits

Bitwise expression:

Wire [3:0] result = A & B;

result [0] = A[0] & B[0];

Bitwise of one element:

result = 1A;

result = {A[0]1A[1]1A[2].....}

Slide Set 3 Karnaugh Maps

Two-Variable

Three-Variable

Four-Variable

Five-Variable

Definitions

minterm → row in the truth table

implicant → row with output = 1

PI → all circles

EPI → circle with exposed 1 only covered once

Slide Set 4/5

Reset-Set (RS) Latch

Gated RS Latch

D Flip-Flop

N-bit register?

Module FSM (clk, reset, in, out);

input clk, reset;

input [1:0] in;

output [2:0] out;

define Sa 3'b000

define Sb 3'b001

define Sc 3'b010

define Sd 3'b011

define Se 3'b101

define Sf 3'b111

Wire [2:0] present_state, state_next, reset, state_next;

reg [5:0] next;

VDF #3 STATE (clk, state_next, reset, present_state);

assign state_next = reset ? Sa : state_next;

always @(*) begin

case (in, present_state)

2'b11, Sa: next = {Sb, 3'b101};

2'bxx, Sa: next = {Sa, 3'b101};

2'b10, Sb: next = {Sc, 3'b000};

2'b01, Sb: next = {Sd, 3'b000};

2'b11, Sc: next = {Se, 3'b000};

2'bxx, Sc: next = {Sb, 3'b000};

2'bxx, Sd: next = {Sf, 3'b101};

default: next = {Sa, 3'b101};

endcase

end

assign {state_next, out} = next;

endmodule

Slide Set 6/7

Arbiter

Decoder

Encoder

Shift Register

Multiplexer

Read Only Memory

Multi-Bit adder

Register with load enable

2's Complement

Pipeline Cycles

addresses

if using writethrough,
read memory into
cache

Pipeline Stages

F → Instruction fetch
from memory

② D → instruction
decode, read regs
in reg file

X → execute ALU
operation

③ No-write-allocate,
if using write through,
Just write straight to
memory

④ M → access memory LDR or STR

⑤ W → Write result into Reg file

Tag/Index/offset

Two Sub-cases

index ① Search for tag in
index 1 each subcache. if not
found out in subcache

block offset = $0x4$

block offset = $\log_2(\text{block size})$