



**80** Pages  
27.6 cm x 21.2 cm

Ruled 7 mm • Ligné 7 mm

# **EXERCISE BOOK CAHIER D'EXERCICES**

NAME/NOM \_\_\_\_\_

SUBJECT/SUJET COPEN 211



ASSEMBLED IN CANADA WITH IMPORTED MATERIALS  
ASSEMBLÉ AU CANADA AVEC DES MATIÈRES IMPORTÉES

12107

# Digital Abstraction Combinational Logic Verilog

9/6/18

## Reading (Dally)

Chapters: 1, 3, 7.1, 10.1, app.A for slide set 1

## Verilog

- Not a programming language
- Used to describe hardware
- Hardware Description Language HDL
- Used (2 ways)
  - ① synthesis (Quartus)
  - ② simulation (ModelSim)

RTL Level  
Verilog

Speed/  
size

Implementation  
Target

Quartus


optimized Gate-Level Description  
of Circuit

- Basic Unit  $\Rightarrow$  Module; describes a block of hardware

## Modules


have...

- Module declarations
- input and output declarations
- internal signal declarations
- Logic definition
  - Assign statements
  - module instantiations
  - Case statements



### ex. 1 Verilog for thermostat

```
module Thermostat(presetTemp, currentTemp, fanOn);
    input [2:0] presetTemp, currentTemp; // temp inputs 3 bits
    output fanOn; // true when current > preset // 1 bit
    wire fanOn;
    assign fanOn = (currentTemp > presetTemp);
endmodule
```



### ex 2 Days in Month function

```
module DaysInMonth(month, days);
    input [3:0] month;
    output [4:0] days;
```

```
reg [4:0] days; // reg defines a signal set in an always block
always @ (month) begin
    case (month)
        2: days = 5'd28;
        4, 6, 9, 11: days = 5'd30;
        default: days = 5'd31; // 5' because 5 bits wide
    endcase
end
endmodule
```

reg does NOT define a register

• always block says evaluate this whenever  
begin  
end

• case is like Switch

input [3:0] month;  $\Rightarrow$  4 bit value

input [2:0] month;  $\Rightarrow$  3 bit value

• Default covers values not listed

$$\log_2 12 = 3.4 \rightarrow 4$$

$$\log_2 31 = 4.9 \rightarrow 5$$

C Unsigned non-negative integers

in Binary...

$$00110 = 6$$
$$2^4 2^3 2^2 2^1 2^0 = 2 + 4$$

01001


$2^3 2^2 2^1 2^0$

8 + 1

9

## Combinational Logic Circuit

- No memory
- only gives by present inputs



$$\text{output} = f(\text{input})$$

## Sequential Logic Circuit

- Has memory
- Synchronous; uses a clock

Combinational + Combinational (without cycle)  
= Combinational

## Designing Combinational Logic

- ① Describe in Verilog
- ② minimize cost in implementation (Quartus)

## How to Describe Combinational Logic

- ③ Boolean Algebra
- ④ Logic gate
- ⑤ Verilog

## Boolean Algebra

=> over two numbers {0,1}

3 operations => AND ( $\wedge$ ) OR ( $\vee$ ) NOT ( $\neg$ )

### AND Operation (conjunction)

-  $a \wedge b = 1$  if and only if  $a=1$   
 $b=1$

### OR operation (disjunction)

$a \vee b = 1$  if  $a=1$  or  $b=1$

### NOT operation

$\neg a = 1$  only iff  $a=0$

### Axioms

$$0 \wedge x = 0$$

$$1 \vee x = 1$$

$$1 \wedge x = x$$

$$0 \vee x = x$$

$$\neg 0 = 1$$

$$\neg 1 = 0$$

## Dual Functions

- Dual of logic function  $f$ , is function  $f^D$  derived by flipping each  $V \Rightarrow 1$   
 $\wedge \Rightarrow V$   
 $1 \Rightarrow 0$   
 $0 \Rightarrow 1$

Example

Rewrite the following in normal form

$f(x,y,z) = 1$  if exactly 0 or 2 inputs are 1

Xyz	f
000	1
001	0
010	0
011	1
100	
101	
110	1
111	0

Normal Form  $\Rightarrow$  Sum of Products

Product term is a # of inputs or complements ANDed together

END of SLIDE SBT 1

## Slide Set #2

### Basic Logic Gates

AND gate

OR gate

NOT gate

Symbol



Function


$$c = a \wedge b$$

$$f = d \vee e$$

$$h = \neg g$$

### Connecting Gates

$$f = (a \vee b) \vee c$$




By Associative Rule

$$f = (a \vee b) \vee c$$




$$= a \vee (b \vee c)$$

$$= a \vee b \vee c$$



NAND Gate


NOR Gate



Why?

A: Fewer transistors \*Explained later


What is the output i.e.  $f$ ?




A:

$$f = (a \wedge b) \vee$$

$\begin{array}{l} \rightarrow a \\ \bar{a} \\ a' \end{array} \} \text{equivalent}$



=



## Demorgan

$$\overline{a \wedge b} = \overline{a} \vee \overline{b}$$

$$\overline{a \vee b} = \overline{a} \wedge \overline{b}$$

## Bubble Rule

$$a \cdot \overline{a} = \text{WIRE}$$


## Exclusive OR (XOR)

Truth Table:

	a	b	XOR
*Output high if one (not both) inputs is high	0	0	0
	0	1	1
	1	0	1
	1	1	0

Function  $f(a, b) = (a \wedge \neg b) \vee (\neg a \wedge b)$

## Logic Gate Diagram



## Buses in Verilog

Wire [2:0] X;

This defines X as a bus with 3 parallel wires

\*if a signal is in an always or initial block  
use reg instead of wire otherwise error

[0:7] // 8 elements addressable with indices 0 to 7

[3:11] // 9 elements addressable with indices 3 to 11

[33:23] // 11 elements addressable with indices 33 to 23

## Verilog Literal numbers

8'sb0001-1101

<size> number of bits

<Signed> if s omitted then unsigned

<radix> b - binary

d - decimal

o - octal

h - hexadecimal

\* underscores ignored

$0101$   
 $0110$   
 $0100$

$0x01$


## Flipped Lecture

	<u>dc</u>	<u>ba</u>	<u>a</u>		<u>00XX</u>	
	00	01	11	10		
00	0	1	1	1		
01	0	0	1	0		
c	0	1	0	0		
=	0	1	0	0		
01	1	0	0	0		
	8	9	11	10		
			b			


Mincedst cover

$0000$   
 $00XX, X000, X101$   
 $0011$

<u>dcba</u>	<u>out</u>
0000	1
0001	1
0011	1
0010	1
0100	0
0101	1
0111	0
0110	0
1100	0
1101	1
1111	0
1110	0
1000	1
1001	0
1011	0
1010	0



Question




Min cost Cover

00xx, ox01, x000

min cost cover

00xx, ox01, 1xx0



9/19/18  
LEC

## one hot representation

Binary

000  
001  
010

One-hot


001  
010  
100

Base 10


0  
1  
-2

Arbiter

-handles requests from multiple devices



-Finds the first '1' bit in input r




No ones yet  
seen a one

$\frac{1}{0}$

$$g_i = c_{i-1} \wedge r_i$$

$$c_i = c_{i-1} \wedge \overline{r_i}$$

### Logic Diagram for one bit arbiter



### Arbiter in Verilog

```
module ArbStager (r, cin, g, cout);
    input r, cin;
    output g, cout;
    assign cout = ~r;
    :
    :
endmodule
```

### Parameterized arbiter

```
module Arb(r, g);
    parameter n;
    input [n-1:0] r;
    output [n-1:0] g;
```

## Testbench Script

- Different syntax than verilog for synthesis  
in Quartus => gates
- No inputs or outputs

Verilog for synthesis

VBS for Testbenches

- initial
  - \$display
  - repeat and other loops
  - #delay ie: #100
- } NO!

## Debugging

① Check if inputs are correct (Modelsim)

② Check very carefully hardware block inputs go through

\* if they are good

## Top Level Module

- instantiates the other modules
- Tell quartus it is
- Similar to "main()"
- connects to pins on DE1 SoC

## Always Block

always @ (sensitivity-list) begin

// statements, order matters //

end

\* Don't write everything in a big always block

## 4 types of always Block for Synthesis

- ① Purely combinational
- ② Later
- ③ Later
- ④ CPEN 211

## Purely Combinational

always @ (\*) begin


if (sel == 1'bo)

Y = A;

else

Y = B;

end



## Rules

① Every input that can affect the outputs must be put in the sensitivity list or (\*)

② Every output must be assigned a value for every possible combination of the inputs


## Combinational Logic, Multiplexers, decoders,...

Arbiter output  $\rightarrow$  1 hot code

encoder takes it and  
converts it to binary

### Multi bit adder

- Does binary addition



In Verilog not using + operator


\*careful using  
don't cores in the controller

## Slide Set 7 Datapath State Machines

Cases → Can put cores in cases statements

Datapath state

clicker C



Flipped #4

LDR r7,[r3,#a]

ADD r

ADD r0,r0,#1

MOV r2,#0


CMP r0,r1

BLT Else

B DONE

MOV r2,#2


END



## Slide Set 8 CMOS Logic Gates

- How to build logic gates out of transistors

### n-type MOS transistor (NFET)



$V_g = 0V$ , light off

$V_g = 2.5V$ , light on

### Truth table

Input V	Output V	NOT
0	1	$\rightarrow$
1	0	

PUSH {R0-R7, LR}

STMFD R13!, {R0-R7, R14}

- Store these registers on the stack
- replaces STR instructions  
SUB, LR, #bytes

POP {R0-R7, LR}

- loads these registers from stack
- replaces LDR instructions

ADD, LR, #bytes

Returning from ISR

SUBS pc, lr, #4

Generic Interrupt Controller

- Registers (Not in DRAM)

ICCI CR → (1 bit) Should we accept interrupt

ICCPMR → Set priority. anyone requesting below this priority isn't allowed

ICCIAR → Who is requesting the interrupt

ICCEOIR → end specific interrupt

# Caches / Virtual memory

1  
 3  
 ↓  
 \*  
 n-1-n  
 3

## Direct Mapped Cache

Address →


Block Address | Block offset

$$\text{index} = (\text{Block address}) \% (\text{number of blocks})$$

## What to do on a write (STR)?

- ① Write-through → No write allocate
- ② Write-back → write allocate

## Virtual Memory



## Slide Set 14 Parallel Computing

11/29/18

LBC

Problem → Two threads both try to modify the same Global variable at the same time

Sol'n → Synchronization

CPI → Cycles per Instruction

restrict access to threads until thread using that info is done

Pro

Right result

Con

lot of wasted time where threads are blocked

### Amdahl's Law

$$\text{ExTime}_{\text{new}} = \text{ExTime}_{\text{old}} \left[ \frac{(1 - \text{fraction enhanced})}{\text{Speedup}} + \frac{\text{fraction enhanced}}{\text{Speedup}} \right]$$

### Parallel Communication Models

① message passing

② shared memory