





```
Q4
```

```
module mux(input logic [31:0] a7,06, a5, a4, a3, a2, a1, a0, input logic [2:0] 5, l

Output logic [31:0] out);
```

always-comb

Case(s)

endcase

endmodule

```
Q5
```

module pencoder (input logic a7, a6, a5, a4, a3, a2, a1, a0, output logic [2:0] out);

```
always-comb begin

if (a0) out = 1;

else if (a1) out = 2;

else if (a2) out = 3;

else if (a3) out = 4;

else if (a4) out = 5;

else if (a5) out = 6;

else if (a6) out = 7;

else if (a7) out = 8;

end

endmodule
```

Q6a

module Breg(clk,d, a);

input logic Clk; input logic [7:0] d; output logic [7:0] q;

always-ff @(posedge clk) hegin

endmodule

```
Q66
```

```
module nine-reg(clk, rst, d,q);

input logic clk, rst;

input logic [8:07 d;

output logic [8:07 q;

always-ff@(posedge clk, posedge rst)

if (rst) q = 0;

else q = d;

endmodule
```

Cham

Q6c

```
module n-reg(clk, rst, d, q);

parameter N = 8;

input logic clk, rst;

input logic [N-1:0]d;

output logic [N-1:0]q;

always-ff@(posedge clk)

if(rst) q = 0;

else q = d;
```

endmodule

```
Q61
```

```
Module async_reg(clk, rst, en, d, q);

parameter N=8;

input logic clk, rst, en;

input logic [N-1:0] d;

output logic [N-1:0] q;

always_ff@(posedge clk, posedge rst)

if (rst) q = 0;

else if (en) q = d;

endmodule
```

Q6e

Module latch (Clk, d, q);

input logic Clk;

input logic [7:0] d;

output logic [7:0] q;

always_latch

if (Clk) q <= d;

endmodule