READ THIS

THE UNIVERSITY OF BRITISH COLUMBIA

Department of Electrical and Computer Engineering

ELEC 401 – Analog CMOS Integrated Circuit Design First Midterm Exam

Thursday, October 24, 2019
Time: 80 minutes

This is an <u>open notes</u> exam and <u>calculators</u> are allowed. Please attempt to answer all problems. A blank sheet will not receive any marks! <u>Also, please note that each problem has its own transistor</u> parameters which may be different from other problems.

Good luck!

This examination consists of 8 pages. Please check that you have a complete copy. You may use both sides of each sheet if needed. Please write the final answers to each question in the designated space at the end of each problem.

Surname	First name
Student Number	

#	MAX	GRADE
1	20	
2	20	
3	20	
TOTAL	60	

IMPORTANT NOTE: The announcement "stop writing" will be made at the end of the examination. Anyone writing after this announcement will receive a score of 0. No exceptions, no excuses.

All writings must be on this booklet. The blank sides on the reverse of each page may also be used.

Each candidate should be prepared to produce, upon request, his/her Library/AMS card.

Read and observe the following rules:

No candidate shall be permitted to enter the examination room after the expiration of one-half hour, or to leave during the first half-hour of the examination.

Candidates are not permitted to ask questions of the invigilators, except in cases of supposed errors or ambiguities in examination-questions

Caution - Candidates guilty of any of the following, or similar, dishonest practices shall be immediately dismissed from the examination and shall be liable to disciplinary action:


Making use of any books, papers or memoranda, calculators, audio or visual players or devices, other than as authorized by the examiners.

Speaking or communicating with other candidates.

Purposely exposing written papers to the view of other candidates.

The plea of accident or forgetfulness shall not be received.

1. Consider the following single-stage amplifier:



The technology parameters are:

$$\lambda_{\text{(NMOS)}} = \lambda_{\text{(PMOS)}} = 0 \text{ V}^{-1}, \ \gamma = 0, \ V_{DD} = 3.0 \text{ V}, \ V_{\text{TH(NMOS)}} = |V_{\text{TH(PMOS)}}| = 0.5 \text{V}, \ \mu_n C_{ox} = 1 \text{ mA/V}^2, \ \mu_p C_{ox} = 0.25 \text{ mA/V}^2.$$

Assuming $(W_1/L_1) = 20$, M_1 is in saturation and is biased such that the minimum output voltage at the drain of M₁ for it to stay in saturation is 0.5 V, and the dc level of the output is at 1.5 V, find: Ly This tells us Veff for Mi

- a) V_{bias} [4 marks].
- b) Power consumption of the circuit. [4 marks]
- c) (W_2/L_2) [4 marks]
- c) Small-signal gain of the circuit, i.e., V_{out}/V_{in}. [4 marks]
- d) Maximum peak-to-peak output signal swing. [4 marks]

$$I_{D} = \frac{1}{2} N Cox \left(\frac{W}{L}\right) \left(Veff_{1}\right)^{2}$$

$$= \frac{1}{2} \cdot \frac{I_{M}A}{V^{2}} \cdot (20)(0.5)^{2} = 2.5 mA$$

$$P = V_{DD} \cdot T_{D} = 3 \cdot 2.5 mA = 7.5 mW$$


$$R_{DM}$$

$$T_{02} = \frac{1}{2} N Con \left(\frac{W}{U}\right)_{2} \cdot \left(V_{6} s_{2} - |V_{4}|\right)^{2}$$

$$2.5 = \frac{1}{2} \cdot 0.25 \frac{MA}{V^{2}} \left(\frac{W}{U}\right)_{2} \cdot \left(3.15 - 0.5\right)^{2}$$


$$\therefore \left(\frac{W}{U}\right)_{3} = 20$$

For your convenience the circuit diagram and transistor parameters are replicated here:




The technology parameters are:

 $\lambda_{(NMOS)} = \lambda_{(PMOS)} = 0 \ V^{-1}, \ \gamma = 0, \ V_{DD} = 3.0 \ V, \ V_{TH(NMOS)} = |V_{TH(PMOS)}| = 0.5 V, \ \mu_n C_{ox} = 1 \ mA/V^2, \\ \mu_p C_{ox} = 0.25 \ mA/V^2.$




2. In the following circuit, assume that $\lambda = \gamma = 0$, $V_{DD} = 1.8V$, $V_{TH(NMOS)} = 0.4V$, $V_{TH(PMOS)} = -0.4V$, $\mu_n C_{ox} = 500 \ \mu A/V^2$, $\mu_p C_{ox} = 250 \ \mu A/V^2$. Furthermore, assume that V_{in} is a small-signal source and V_{bias1} is 1.2 V and the DC level of V_{out1} is 0.8 V and DC level of V_{out2} is 1 V. Also, the bias current of M_1 and M_2 are equal.



- a) What is the region of operation of M_1 and M_2 (provide the reason). [5 marks]
- b) If the overall power consumption is 1.8 mW, find R_1 , R_2 , $(W/L)_1$ and $(W/L)_2$.[10 marks]
- c) What is the overall gain of the system, i.e., V_{out2}/V_{in}. [5 marks]

$$V_{SG1} = V_{00} - V_{8ins1} = 1.8 V_{-1.2} V_{=0.6} V_{0.6} V_{-1.2} V_{=0.6} V_{-1.2} V_{=0.2} V_{-1.2} V_{-1.2} V_{=0.2} V_{-1.2} V_{$$


For your convenience the circuit and the assumptions and circuit parameters are duplicated below: assume that λ = γ =0, V_{DD} =1.8V, $V_{TH(NMOS)}$ =0.4V, $V_{TH(PMOS)}$ =-0.4V, $\mu_n C_{ox}$ =500 μ A/V², $\mu_p C_{ox}$ =250 μ A/V². Furthermore, assume that V_{in} is a small-signal source and V_{bias1} is 1.2 V and the DC level of V_{out1} is 0.8 V and DC level of V_{out2} is 1 V. Also, the bias current of M_1 and M_2 are equal.




M ₁ is in	region.	$R_1 =,$	$(W/L)_1=$
M ₂ is in	region.	$R_2 =,$	$(W/L)_2 =$
$V_{out}/V_{in} =$			

- **3.** In the following circuit, assuming that the transistor is operating in the saturation region:
- a) Find the required V_{bias} for which the dc value of the V_{out} is 1.26 V. [10 marks]
- b) Is the assumption that the transistor is in the saturation region correct? [4 marks]

c) Find the small-signal gain $V_{\text{out}}/V_{\text{sig}}$. [6 marks] Assume $\lambda=0,\ \gamma=1V^{1/2},\ 2\Phi_F{=}0.64V,\ V_{TH0}{=}\ 0.4V,\ \mu_nC_{ox}=800\ \mu\text{A/V}^2,\ (W/L){=}\ 80,$ $R_D = 0.75 k\Omega$, $R_S = 0.5 k\Omega$, and $V_{DD} = 1.8 V$.





For your convenience, the circuit diagram and transistor parameters are replicated here:



The technology parameters are:
$$\lambda=0,~\gamma=1V^{1/2},~2\Phi_F{=}0.64V,~V_{TH0}{=}~0.4V,~\mu_nC_{ox}{=}~800~\mu\text{A/V}^2,~(W/L){=}~80,~R_D\,{=}0.75k\Omega,~R_S\,{=}~0.5k\Omega,~\text{and}~V_{DD}{=}1.8V.$$

Is the assumption that the transistor is in saturation correct? YES NO Why?





This page is intentionally left blank.