

THE UNIVERSITY OF BRITISH COLUMBIA  
Department of Electrical and Computer Engineering  
**ELEC 401 – Analog CMOS Integrated Circuit Design**  
**Take-Home Midterm Exam**  
**Due: Monday, October 18<sup>th</sup>, 2021 at 11:59 pm**

This is an open book take-home exam and calculators are allowed. Please attempt to answer all problems. A blank sheet will not receive any marks! Please do not consult and/or discuss the questions and/or your solutions with anyone. Your solutions/answers should be based on your individual effort! Please also note that each question has its own transistor parameters.

**Good luck!**

**This exam consists of 6 – 6/6 (= 5) questions and including the cover page has 6+6(=12) pages. Please check that you have a complete copy.**

Shanks                      Cole  
Surname                      First name

54950860  
Student Number

#	MAX	GRADE
1	20	
2	20	
3	20	
4	20	
5	20	
TOTAL	100	

**READ THIS**

→ **IMPORTANT NOTE:**

*Candidates guilty of any of the following, or similar, dishonest practices shall be liable to disciplinary action:*

*Speaking or communicating with other candidates or non-candidates regarding the exam questions.*

*Purposely exposing their solution to the view of other candidates.*

*The plea of accident or forgetfulness shall not be received.*

1. In the following circuit assume that the bulks of the two NMOS transistors are connected to ground, and furthermore assume that the current source is ideal with  $I_{bias}=4 \text{ mA}$ , and for both transistors we have  $\lambda = 0$ ,  $\gamma = 1 \text{ V}^{1/2}$ ,  $2\Phi_F=0.64 \text{ V}$ ,  $V_{TH0} = 0.4 \text{ V}$ ,  $\mu_n C_{ox} = 500 \mu\text{A/V}^2$ , and  $(W/L) = 100$ .

a) Find the voltage of node X? [8 marks]

b) Find the voltage of node Y? [10 marks]

c) If we were to implement the current source with a single PMOS transistor which would had a effective voltage of 0.5 (i.e.,  $V_{SG}-|V_{THP}| = 0.5 \text{ V}$ ), then, what was the minimum required  $V_{DD}$  for the circuit to operate properly? [2 marks]

Body Effect ( $\gamma \neq 0$ ):

$$V_{th} = V_{th0} + \gamma \cdot \left[ \sqrt{2\Phi_F + V_{SB}} - \sqrt{2\Phi_F} \right]$$

$$V_{S1} = 0$$

$$V_{th1} = 0.4 + 1 \cdot (\sqrt{0.64 + 0} - \sqrt{0.64}) \\ = 0.4 \text{ V}$$

$$I_D = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} \cdot (V_{GS} - V_{th})^2$$

$$4 \times 10^{-3} = \frac{1}{2} \cdot 500 \times 10^{-6} \cdot 100 \cdot (V_G - 0.4)^2 \quad \text{C)}$$

$$V_{G1} = V_{S2} = V_X = 0.8 \text{ V}$$



$$\text{(b)} V_{th} = V_{th0} + \gamma \cdot \left[ \sqrt{2\Phi_F + V_{SB}} - \sqrt{2\Phi_F} \right]$$

$$V_{th2} = 0.4 + 1 \cdot [\sqrt{0.64 + 0.8} - \sqrt{0.64}] \\ = 0.8 \text{ V}$$

$$I_D = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} \cdot (V_{GS} - V_{th})^2$$

$$4 \times 10^{-3} = \frac{1}{2} \cdot 500 \times 10^{-6} \cdot 100 \cdot (V_G - 0.8)^2$$

$$V_G = V_Y = 1.2 \text{ V}$$




Voltage of Node X: 0.8V, Voltage of Node Y: 1.2V

Minimum required  $V_{DD}$  = 0.5V

2. In the following circuit, assume that  $V_{DD} = 3V$  and the total dc power consumption of the circuit is  $2.25mW$ , and the dc level of the output is  $1.5V$ . Furthermore, assume that  $M_1$  is operating in saturation region, and for transistors we have  $\lambda = 0$ ,  $V_{TH0(NMOS)} = 0.5V$ ,  $V_{TH0(PMOS)} = -0.5V$ ,  $\mu_n C_{ox} = 200 \mu A/V^2$ ,  $\mu_p C_{ox} = 100 \mu A/V^2$ , and  $(W/L)_1 = 80$ .

$$I_D = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_{TH})^2$$

$$V_{eff2} = V_{GS2} - V_{th2}$$



Body Effect ( $\gamma \neq 0$ ):

$$V_{th} = V_{th0} + \gamma \cdot \left[ \sqrt{|2\phi_F + V_{SB}|} - \sqrt{|2\phi_F|} \right]$$

M1:  $V_{SB} = 0$ ,  $V_{th1} = 0.5V$

M2:

- Find the required  $V_{bias}$  for which the dc bias current of  $M_1$  is  $0.5mA$ . [4 marks]
- Find  $(W/L)_2$ . [4 marks]
- Find  $R_L$ . [4 marks]
- What is the small-signal gain of the circuit? [4 marks]
- Is the assumption that  $M_1$  is operating in saturation correct. If so, why? [2 marks]
- What is the maximum peak-to-peak symmetric signal swing of the output? [2 marks]

Regions of Operation ( $M_1, M_2$ ):

M1:  $V_{GS1} = V_{bias}$

$$V_{eff1} = V_{GS1} - V_{th1} = V_{bias} - 0.5V$$

$$I_D = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_{TH})^2$$

$$0.5mA = \frac{1}{2} \cdot 200 \mu A/V^2 \cdot 80 \cdot (V_{bias} - 0.5)^2$$

$$\rightarrow V_{bias} = 0.75V$$

$$V_{DS1} = 1.5$$

e)  $V_{eff1} = 0.75 - 0.5 = 0.25V$

$$V_{DS1} > V_{eff1} \quad \text{SATURATION}$$

M2:  $V_{SG2} = 3 - 1.5 = 1.5V$

$$V_{eff2} = 1.5 - 0.5 = 1V$$

$$V_{SD2} = 1.5V$$

$$I_D = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_{TH})^2$$


Total Power Consumption:

$$2.25mW = 3 \cdot 0.5mA + 3 \cdot I_{D2}$$

$$\rightarrow I_{D2} = 0.5mA$$

For your convenience the circuit and its parameters are duplicated below:

$V_{DD} = 3V$  and the total dc power consumption of the circuit is  $2.25mW$ , and the dc level of the output is  $1.5V$ . Furthermore,  $\lambda = 0$ ,  $V_{TH0(NMOS)} = 0.5V$ ,  $V_{TH0(PMOS)} = -0.5V$ ,  $\mu_n C_{ox} = 200 \mu A/V^2$ ,  $\mu_p C_{ox} = 100 \mu A/V^2$ , and  $(W/L)_{NMOS} = 80$ .




$V_{bias} = \underline{0.75V}$ .  $(W/L)_2 = \underline{\hspace{2cm}}$ ,  $R_L = \underline{\hspace{2cm}}$

small-signal gain  $\underline{\hspace{2cm}}$ , region of operation of  $M_1 = \underline{Saturation}$


output symmetric peak-to-peak signal swing= \_\_\_\_\_ ,

3. In the following circuit, assuming that the transistor is biased properly so that it is not operating in the cut-off region, show that in the small-signal domain, even when  $\lambda > 0$  and  $\gamma > 0$  (i.e., in the presence of channel length modulation and body effect),  $V_{out1}$  and  $V_{out2}$  are related by:

$V_{out1}/V_{out2} = -R_D/R_S$ . [20 marks].



Small Signal Model:



$$0 = g_m V_{gs} + g_m V_{bs} + \frac{V_{o1} - V_{o2}}{r_o} + \frac{V_{o1}}{R_D}$$

$$\frac{V_{o1} - V_{o2}}{r_o} + g_m V_{gs} + g_m V_{bs} = \frac{V_{o2}}{R_S}$$

$$V_{bs} = V_b - V_{o2} = -V_{o2}$$

$$V_{gs} = V_{sig} - V_{o2}$$

$$V_{o1} = \frac{-R_D V_{sig} g_m r_o}{2R_S g_m r_o + R_D + R_S + r_o}, \quad V_{o2} = \frac{R_S V_{sig} g_m r_o}{2R_S g_m r_o + R_D + R_S + r_o}$$

Then, if we divide  $V_{o1}$  by  $V_{o2}$

$$\frac{-R_D V_{sig} g_m r_o}{2R_S g_m r_o + R_D + R_S + r_o} \cdot \left[ \frac{R_S V_{sig} g_m r_o}{2R_S g_m r_o + R_D + R_S + r_o} \right]^{-1}$$

This all simplifies to

$$\frac{V_{o1}}{V_{o2}} = \frac{-R_D}{R_S}$$

Solving these 4 eqn's for  $V_{o1}$ ,  $V_{o2}$ ,  $V_{gs}$ ,  $V_{bs}$  yields the following




4. Design the following two-stage amplifier with the schematic shown below and these design specifications:

- $V_{DD}=1.8\text{ V}$
- Total power consumption of the amplifier is  $1.8\text{ mW}$
- $V_{bias1}$  and the level of  $V_{out1}$  and  $V_{out2}$  are all  $0.9\text{ V}$
- $L=0.25\text{ }\mu\text{m}$  for both transistors
- The output impedance of the circuit, that is the impedance seen at  $V_{out2}$  is  $1.8\text{ k}\Omega$

Assume the following technology parameters:

$\lambda=0$ ,  $V_{DD}=1.8\text{ V}$ ,  $V_{TH(NMOS)}=0.4\text{ V}$ ,  $V_{TH(PMOS)}=-0.4\text{ V}$ ,  $\mu_n C_{ox}=500\text{ }\mu\text{A/V}^2$ ,  $\mu_p C_{ox}=250\text{ }\mu\text{A/V}^2$ . Furthermore, assume that  $V_{in}$  is a small-signal source.



- Find  $R_1$ ,  $R_2$ ,  $W_1$  and  $W_2$ . [12 marks]
- What is the overall gain of the system, i.e.,  $V_{out2}/V_{in}$ . [3 marks]
- What is the maximum symmetric peak-to-peak output swing. [3 marks]
- If the input  $V_{in}$  is a small-signal sinusoid, what would be the maximum amplitude of the input signal for which the circuit operates as expected. [2 marks]

$$I_D = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_{TH})^2$$

Regions of Operation ( $M_1$ ,  $M_2$ ):

$M_1$ :  $V_{SG_1} = 1.8 + 0.9 - 1.8 = 0.9\text{ V}$

$$V_{eff1} = V_{SG_1} - V_{th1} = 0.9 - 0.4 = 0.5\text{ V}$$

$$V_{SD_1} = 1.8 - 0.9 = 0.9\text{ V}$$

$$V_{SD_1} > V_{eff1} \quad \text{Saturation}$$


$M_2$ :  $V_{GS_2} = 0.9 - 0 = 0.9\text{ V}$

$$V_{eff2} = V_{GS_2} - V_{th2} = 0.9 - 0.4 = 0.5\text{ V}$$

$$V_{DS_2} = 0.9 - 0 = 0.9\text{ V}$$

$$V_{DS_2} > V_{eff2} \quad \text{Saturation}$$

The output impedance of the circuit, that is the impedance seen at  $V_{out2}$  is  $1.8\text{ k}\Omega$



$$I_{D2} = \frac{0.9}{1.8\text{ k}} = 0.5\text{ mA}$$

$$1.8 \cdot \left( \frac{1}{2} \cdot 250 \times 10^{-6} \cdot \left( \frac{W_2}{0.25\text{ }\mu\text{m}} \right) \cdot 0.5^2 + 0.5 \times 10^{-3} \right) = 1.8 \times 10^{-3}$$

$$W_1 = 4\text{ }\mu\text{m}$$

$$0.5 \times 10^{-3} = \frac{1}{2} \cdot 500 \times 10^{-6} \cdot \left( \frac{W_2}{0.25\text{ }\mu\text{m}} \right) \cdot 0.5^2$$

$$W_2 = 2\text{ }\mu\text{m}$$

$$R_1 = \frac{0.9\text{ V}}{0.5\text{ mA}} = 1.8\text{ k}\Omega$$

$$R_2 = \frac{1.8 - 0.9}{0.5\text{ mA}} = 1.8\text{ k}\Omega$$

$$\text{Total power consumption} = V_{DD} I_{D1} + V_{DD} I_{D2} = 1.8\text{ mW}$$

$$\begin{aligned} 1.8\text{ mW} &= V_{DD} \cdot (I_{D1} + I_{D2}) \\ &= 1.8 (I_{D1} + I_{D2}) \end{aligned}$$



$$b) (-g_{m1} R_{D1})(-g_{m2} R_{D2})$$

$$= \left[ \frac{-2 \cdot 0.5 \text{ mA}}{0.5} \cdot 1.8 \text{ k}\Omega \right] \cdot \left[ \frac{-2 \cdot 0.5 \text{ mA}}{0.5} \cdot 1.8 \text{ k}\Omega \right]$$


$$= 12.96 \text{ V/V}$$

$$W_1 = \underline{4} \text{ }\mu\text{m}, \quad W_2 = \underline{2} \text{ }\mu\text{m}, \quad R_1 = \underline{1.8} \text{ k}\Omega, \quad R_2 = \underline{1.8} \text{ k}\Omega,$$

$$V_{\text{out2}}/V_{\text{in}} = \underline{12.96} \text{ V/V}, \quad \text{Maximum pea-to-peak symmetric output swing} = \underline{\hspace{2cm}} \text{ V}$$

$$\text{Maximum amplitude of the small-signal input sinusoid} = \underline{\hspace{2cm}} \text{ mV}$$

5. Consider the following circuit:



The technology parameters are:

$\lambda_{(\text{NMOS})} = 0 \text{ V}^{-1}$ ,  $\gamma = 0$ ,  $V_{\text{DD}} = 3.3 \text{ V}$ ,  $V_{\text{TH}(\text{NMOS})} = 0.5 \text{ V}$ ,  $\mu_n C_{\text{ox}} = 0.1 \text{ mA/V}^2$ , and  $C_{\text{ox}} = 5 \text{ fF}/\mu\text{m}^2$ .

Assume  $C_1 = 2 \text{ pF}$  and for the transistor we have:  $L_1 = 0.5 \mu\text{m}$  and  $W_1 = 5 \mu\text{m}$ .

- If  $V_{\text{bias}} = 0.8 \text{ V}$ , what is the region of operation of the transistor and why? [6 marks]
- If the input signal,  $V_{\text{in}}(t)$ , is a step function with a small magnitude of 10 mV (i.e.,  $V_{\text{in}}$  abruptly changes from 0 V to 10 mV at time  $t = 0$ ), what is  $V_{\text{out}}(t)$  for  $t \geq 0$ ? [6 marks]
- Repeat parts (a) and (b) for  $V_{\text{bias}} = 1.8 \text{ V}$ . [8 marks]

Region of Operation:

$$V_{\text{GS}} = 3.3 - 0.8 = 2.5 \text{ V} > V_{\text{th}}$$

$$I_D = 0$$

$$V_{\text{DS}} = 0 \rightarrow V_{\text{DS}} \ll 2(V_{\text{GS}} - V_{\text{th}}) \text{ DEEP TRIODE}$$

c) Region of Operation:

$$V_{\text{GS}} = 3.3 - 1.8 = 1.5 \text{ V} > V_{\text{th}}$$

$$I_D = 0$$

$$V_{\text{DS}} = 0 \rightarrow V_{\text{DS}} \ll 2(V_{\text{GS}} - V_{\text{th}}) \text{ DEEP TRIODE}$$

For  $V_{\text{bias}}=0.8\text{V}$ : Region of operation of  $M_1$ : Deep Triode,  $V_{\text{out}}(t)=$ \_\_\_\_\_

For  $V_{\text{bias}}=1.8\text{V}$ : Region of operation of  $M_1$ : Deep Triode,  $V_{\text{out}}(t)=$ \_\_\_\_\_

This is intentionally left blank.