

THE UNIVERSITY OF BRITISH COLUMBIA
Department of Electrical and Computer Engineering
ELEC 401 – Analog CMOS Integrated Circuit Design
Take-Home Midterm Exam
Due: Monday, November 8th, 2021 at 11:59 pm

This is an open book take-home exam and calculators are allowed. Please attempt to answer all problems. A blank sheet will not receive any marks! Please do not consult and/or discuss the questions and/or your solutions with anyone. Your solutions/answers should be based on your individual effort! Please also note that each question has its own transistor parameters.

Good luck!

This exam consists of 6 – 6/6 (= 5) questions and including the cover page has 6+6(=12) pages. Please check that you have a complete copy.

<u>Shanks</u>	<u>Cole</u>
Surname	First name
<u>54950860</u>	
Student Number	

#	MAX	GRADE
1	20	
2	20	
3	20	
4	20	
5	20	
TOTAL	100	

READ THIS

→ **IMPORTANT NOTE:**

Candidates guilty of any of the following, or similar, dishonest practices shall be liable to disciplinary action:

Speaking or communicating with other candidates or non-candidates regarding the exam questions.

Purposely exposing their solution to the view of other candidates.

The plea of accident or forgetfulness shall not be received.

Q₁ Incomplete

Q₂ Incomplete


Q₃ Incomplete

Q₄ DONE

Q₅ DONE

1. In the following amplifier, assume the decouple capacitor C is large enough so that it can be considered a short circuit for the small-signal analysis. Furthermore, assume that:

$\lambda_{(NMOS)}=0 \text{ V}^{-1}$, $\lambda_{(PMOS)}=0 \text{ V}^{-1}$, $V_{DD}=3.0 \text{ V}$, $V_{TH(NMOS)}=|V_{TH(PMOS)}|=0.5 \text{ V}$, $\mu_n C_{ox}=1 \text{ mA/V}^2$, $\mu_p C_{ox}=0.25 \text{ mA/V}^2$, $(W/L)_3=8$, and $(W/L)_2=32$, $R=8 \text{ k}\Omega$ and $R_L=10 \text{ k}\Omega$. The DC component of the input signal is V_{bias} and the small-signal component of the input is V_{in} .



- Assuming that the magnitude of the small-signal gain (magnitude of V_{out}/V_{in}) is 40 V/V find V_{bias} and $(W/L)_1$ [14 marks]
- For this circuit, for transistors M_1 and M_2 to operate in saturation, find the minimum and maximum voltage level at the drain of M_1 . [6 marks].

$V_{\text{bias}} = \underline{\hspace{1cm}} V$, $(W/L)_1 = \underline{\hspace{1cm}}$, $V_{\text{DS1,min}} = \underline{\hspace{1cm}} V$, $V_{\text{DS1,max}} = \underline{\hspace{1cm}} V$

2. In the following circuit assume that:

$\lambda_{(NMOS)} = 0V^{-1}$, $\gamma = 0$, $V_{DD} = 1.8V$, $I_{bias} = 32mA$, $V_{TH(NMOS)} = 0.4V$, and $\mu_n C_{ox} = 1 mA/V^2$.

Furthermore, assume that both transistors are supposed to operate in saturation region and

their sizes are: $(\frac{W}{L})_1 = 100$ and $(\frac{W}{L})_2 = 400$.

a) Find the minimum and maximum dc voltage levels at node V_{out} . [8 marks]

b) Find the allowable minimum and maximum dc voltage level of the input node. [8 marks]

c) If γ was not zero, would the allowable input signal swing range change, and if so, why?

$V_b = V_{in}$

[4 marks]

Saturation:

$$M_2: V_b - V_{GS1} \leq V_{thn} \rightarrow V_b \leq V_{GS1} + V_{thn}$$

$$M_1: V_{GS1} - V_o \leq V_{thn} \rightarrow V_{GS1} - (V_b - V_{GS2}) \leq V_{thn}$$

$$V_{GS1} + V_{GS2} - V_{thn} \leq V_b$$

Requirement on V_b :

$$\rightarrow V_{GS1} + V_{GS2} - V_{thn} \leq V_b \leq V_{GS1} + V_{thn}$$

$$\therefore V_{GS1} + V_{GS2} - V_{thn} \leq V_{GS1} + V_{thn}$$

$$V_{GS2} - V_{thn} \leq V_{thn}$$

$$V_{eff2} \leq V_{thn} \rightarrow \boxed{V_b - V_o \leq 0.8V}$$

Currents:

$$M_2: 32mA = \frac{1}{2} \cdot 1 \times 10^{-3} \cdot 400 \cdot (V_{GS2} - 0.4)^2 \rightarrow V_{GS2} = 0.8V \rightarrow V_{eff2} = 0.4V$$

$$M_1: 32mA = \frac{1}{2} \cdot 1 \times 10^{-3} \cdot 100 \cdot (V_{GS1} - 0.4)^2 \rightarrow V_{GS1} = 1.2V \rightarrow V_{eff1} = 0.8V$$

$$\rightarrow V_{G1} = V_{D2} = 1.2V$$

Requirements for Saturation:

$$M_2: V_b - 1.2V \leq 0.4V$$

$$\rightarrow \boxed{V_b \leq 1.6V} \quad (1)$$

$$M_1: 1.2V - V_o \leq 0.4V$$

$$V_b - V_o = 0.8V$$

$$\therefore V_o = V_b - 0.8V$$

$$\rightarrow 1.2V - V_b + 0.8V \leq 0.4V$$


$$V_b \geq 1.2V + 0.8V - 0.4V$$

$$\boxed{V_b \geq 1.6V} \quad (2)$$

- Bounded on both sides

by 1.6V \rightarrow No voltage swing

$$V_b = 1.6V$$



$$-V_{DS} > V_{GS} - V_{th} \quad \text{SATURATION (Active)}$$

channel is pinched off.

$$I_D = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_{TH})^2$$

Common-mode

$$V_b - V_{GS} > V_{GS} - V_{th}$$

$$V_{GS} \leq V_{th}$$

$$V_b - 1.2V \leq 0.4$$

$$V_b \leq 1.6V$$

(b) if $V_b = 1.6V \rightarrow V_o = V_b - 0.8V = 0.8V \therefore V_o$ can also only be 0.8V to satisfy Saturation Requirements of M_2, M_1

$$V_o(\text{Max}) = 0.8V$$

$$V_o(\text{Min}) = 0.8V$$

(c)

$$V_{in}(\text{Max}) = 1.6V$$


$$V_{in}(\text{Min}) = 1.6V$$

$V_{out,min} = \underline{\hspace{2cm}} V$, $V_{out,max} = \underline{\hspace{2cm}}$, $V_{in,min} = \underline{\hspace{2cm}} V$, $V_{in,max} = \underline{\hspace{2cm}} V$

For $\gamma \neq 0$ would allowable input signal swing range change and why?

3. Consider the following differential amplifier.

Saturation Equations



Assume all transistors are operating in saturation region and $\lambda=\gamma=0$, $V_{DD}=3\text{ V}$, $V_{TH(NMOS)}=0.5\text{ V}$, $\mu_n C_{ox}=1\text{ mA/V}^2$, $R=100\text{ }\Omega$, $(W/L)_1=(W/L)_2=16$ and $(W/L)_0=32$. Also, assume that the $V_{bias}=0.75\text{ V}$ and the circuit is symmetric.

- What should the value of R_L be if the magnitude of the differential voltage gain of the circuit is **4 V/V** [10 marks]
- For the circuit to operate properly (i.e., all transistors operate in their saturation region), what are the minimum and maximum values of the input common-mode voltage (i.e., input DC voltage) [10 marks]

R_L : _____, $V_{in,cm} (min)$: _____, $V_{in,cm} (max)$: _____

4. In the following circuit, assuming that all transistors are in saturation, $\left(\frac{W}{L}\right)_3 = \left(\frac{W}{L}\right)_4$, and


$$\lambda = \gamma = 0:$$

$$I_3 = I_{out} = I_1$$

i) Find an expression for I_{out} in terms of R , transistor parameters (e.g., μ and C_{ox}), and transistor sizes [10 marks].

ii) What would be the percentage change in I_{out} if V_{DD} is increased by 10%. [5 marks]

iii) How would the expression for I_{out} derived in part (i) change if $\gamma \neq 0$ and why? [5 marks]



$$(i) I_o = \frac{1}{2} \mu_n C_{ox} \left(\frac{W}{L}\right)_2 (V_{GS} - V_{thn})^2$$

$$V_{GS2} = V_{thn} + \sqrt{\frac{2I_o}{\mu_n C_{ox} \left(\frac{W}{L}\right)_2}} \rightarrow V_{GS1} = V_{thn} + \sqrt{\frac{2I_o}{\mu_n C_{ox} \left(\frac{W}{L}\right)_1}}$$

$$V_{GS1} - V_{GS2} = R \cdot I_o$$

$$\left(V_{thn} + \sqrt{\frac{2I_o}{\mu_n C_{ox} \left(\frac{W}{L}\right)_1}} \right) - \left(V_{thn} + \sqrt{\frac{2I_o}{\mu_n C_{ox} \left(\frac{W}{L}\right)_2}} \right) = R \cdot I_o$$

$$\sqrt{\frac{2I_o}{\mu_n C_{ox}}} \cdot \left(\sqrt{\frac{1}{\left(\frac{W}{L}\right)_1}} - \sqrt{\frac{1}{\left(\frac{W}{L}\right)_2}} \right) = R I_o$$

$$\frac{2I_o}{\mu_n C_{ox}} \cdot \left(\sqrt{\frac{1}{\left(\frac{W}{L}\right)_1}} - \sqrt{\frac{1}{\left(\frac{W}{L}\right)_2}} \right)^2 = R^2 \cdot I_o^2$$

$$\rightarrow I_o = \frac{2}{R^2 \mu_n C_{ox}} \cdot \left(\sqrt{\frac{1}{\left(\frac{W}{L}\right)_1}} - \sqrt{\frac{1}{\left(\frac{W}{L}\right)_2}} \right)^2$$

(ii) **NONE**, I_0 is independent of V_{DD}

(iii) **No Change**, no body effect $V_{SB_1} = 0$
 $V_{SB_2} = 0$

5. The 5-transistor operational transconductance amplifier (that is, the differential to single-ended structure with active current mirror load that we discussed in class) is a popular choice in designing operational amplifiers. Consider the following two-stage amplifier based on the topology shown below (first stage is a differential to single-ended amplifier followed by the second stage which is a common-source amplifier) with the following design specifications:

- $V_{DD}=3\text{ V}$
- Total power consumption of **3 mW**
- Output swing of 2.6 V
- Magnitude of the overall gain: 1000 V/V
- $L = 0.4\mu\text{m}$ for all the device

Use the following assumptions for the design:

- Allocate equal effective voltages for M_5 and M_6 $V_{OD5} = V_{OD6}$
- Assume the bias current of M_0 and M_6 are equal.
- For the purpose of DC analysis, assume $V_{SG3}=V_{SG5}$


The technology parameters are:

$\lambda_{(NMOS)} = \lambda_{(PMOS)} = 0.1\text{ V}^{-1}$, $\gamma = 0$, $V_{DD} = 3\text{ V}$, $V_{TH(NMOS)} = |V_{TH(PMOS)}| = 0.5\text{ V}$, $\mu_n C_{ox} = 1\text{ mA/V}^2$, $\mu_p C_{ox} = 0.5\text{ mA/V}^2$.

Note: Use the parameter λ only for calculating the r_o of the transistors and for the small-signal gain. **Do not** use λ in any other calculation including for calculating bias currents.

$$P = IV$$

$$\therefore 3\text{mW} = I_0 \cdot$$



Find V_{bias1} , and all the transistor widths (i.e., W_0 , W_1 , W_2 , W_3 , W_4 , W_5 , W_6). [20 marks]

Output Swing:

$$V_{DD} - |V_{OD5}| - V_{OD6} \rightarrow 2.6\text{ V} = 3 - 2 \cdot |V_{OD5}| \rightarrow |V_{OD5}| = V_{OD6} = 0.2\text{ V}, V_{SG3} = V_{SG5} \rightarrow |V_{OD3}| = 0.2\text{ V}$$

$$I_{out} = I_5 = \frac{1}{2} \cdot \frac{3\text{mW}}{3\text{V}} = 0.5\text{mA} \rightarrow 0.5\text{mA} = \frac{1}{2} \cdot 0.5 \times 10^{-3} \cdot \left(\frac{W}{0.4\mu\text{m}}\right)_5 \cdot 0.2^2 \rightarrow W_5 = 20\mu\text{m}$$

$$I_6: 0.5\text{mA} = \frac{1}{2} \cdot 1 \times 10^{-3} \cdot \left(\frac{W}{0.4\mu\text{m}}\right)_6 \cdot 0.2^2 \rightarrow W_6 = 10\mu\text{m}$$


$$I_3: \frac{1}{2} \cdot 0.5\text{mA} = \frac{1}{2} \cdot 0.5 \times 10^{-3} \cdot \left(\frac{W}{0.4\mu\text{m}}\right)_3 \cdot 0.2^2 \rightarrow W_3 = 10\mu\text{m} \rightarrow W_4 = 10\mu\text{m}$$

M4 is the same

$$I_0: 0.5\text{mA} = \frac{1}{2} \cdot 1 \times 10^{-3} \cdot \left(\frac{W}{0.4\mu\text{m}}\right)_0 \cdot 0.2^2 \rightarrow W_0 = 10\mu\text{m}$$

For your convenience the circuit diagram and transistor parameters are replicated here:

$\lambda_{(NMOS)} = \lambda_{(PMOS)} = 0.1 \text{ V}^{-1}$, $\gamma = 0$, $V_{DD} = 3 \text{ V}$, $V_{TH(NMOS)} = |V_{TH(PMOS)}| = 0.5 \text{ V}$, $\mu_n C_{ox} = 1 \text{ mA/V}^2$, $\mu_p C_{ox} = 0.5 \text{ mA/V}^2$.



$$r_{o2} = \frac{1}{0.1 \cdot 0.25 \text{ mA}} = 40 \text{ k}\Omega, \quad r_{o4} = \frac{1}{0.1 \cdot 0.25 \text{ mA}} = 40 \text{ k}\Omega$$

$$r_{o6} = \frac{1}{0.1 \cdot 0.5 \text{ mA}} = 20 \text{ k}\Omega, \quad r_{o5} = \frac{1}{0.1 \cdot 0.5 \text{ mA}} = 20 \text{ k}\Omega$$

Overall Gain:

$$|A_v| = g_{m1} (r_{o2} \parallel r_{o4}) \cdot g_{m5} (r_{o5} \parallel r_{o6}) \rightarrow 1000 = g_{m1} \cdot (40 \text{ k}\Omega \parallel 40 \text{ k}\Omega) \cdot \frac{2 \cdot 0.5 \times 10^{-3}}{0.2} \cdot (20 \text{ k}\Omega \parallel 20 \text{ k}\Omega)$$

$$\rightarrow g_{m1} = 1 \times 10^3 \rightarrow 1 = \sqrt{2 \cdot 1 \cdot \left(\frac{W}{0.4 \mu\text{m}}\right)_1 \cdot I_{D1}} \rightarrow W_1 = 0.8 \mu\text{m}$$

$$\begin{array}{l} M_2 \text{ is the} \\ \text{same} \end{array} \rightarrow W_2 = 0.8 \mu\text{m}$$


$$\underline{M_0}: V_{eff0} = (V_{bias1} - V_{thn})$$

$$0.2 = V_{bias1} - 0.5$$

$$\therefore V_{bias1} = 0.7 \text{ V}$$

For your convenience the circuit diagram and transistor parameters are replicated here:

$\lambda_{(NMOS)} = \lambda_{(PMOS)} = 0.1 \text{ V}^{-1}$, $\gamma = 0$, $V_{DD} = 3 \text{ V}$, $V_{TH(NMOS)} = |V_{TH(PMOS)}| = 0.5 \text{ V}$, $\mu_n C_{ox} = 1 \text{ mA/V}^2$, $\mu_p C_{ox} = 0.5 \text{ mA/V}^2$.



$V_{bias1} = \underline{0.7} \text{ V}$, $W_0 = \underline{10} \text{ } \mu\text{m}$, $W_1 = \underline{0.8} \text{ } \mu\text{m}$, $W_2 = \underline{0.8} \text{ } \mu\text{m}$

$W_3 = \underline{10} \text{ } \mu\text{m}$, $W_4 = \underline{10} \text{ } \mu\text{m}$, $W_5 = \underline{20} \text{ } \mu\text{m}$, $W_6 = \underline{10} \text{ } \mu\text{m}$