

Colin Gregg

Milford, New Hampshire | 603-801-6620 | colingregg03@gmail.com | [linkedin.com/in/colin-gregg/](https://www.linkedin.com/in/colin-gregg/)

EDUCATION

Lehigh University

Bethlehem, Pennsylvania

Bachelor of Science in Integrated Business and Engineering: Finance

May 2026

Bachelor of Science in Electrical Engineering

- **GPA:** 3.8 / 4.0
- **Relevant Coursework:** Electronic Circuits Design & Lab, Semiconductor Devices, VLSI Design, Microcontrollers Lab, CAD of Digital Systems, Digital Signal Processing, Electromagnetics.
- **Honors:** Tau Beta Pi Engineering Honor Society Member
- **Skills:** Cadence Virtuoso, PSpice, Synopsys Digital Design, MATLAB, C/C++, Python, System Verilog

WORK EXPERIENCE

Schott Advanced Optics

Duryea, Pennsylvania

Consultant

June 20205, August 2025

- Improved efficiency and productivity of maintenance repair process by 7% by providing more accurate and readily available information.
- Developed system in SAP for automatically generating purchase requisitions based on quantity levels.
- Created clickable interactive document of machine drawings for mechanics that automatically opens the desired item to its material record in SAP.

Batteryze

San Francisco, California

Business Development Intern

May 2024 – August 2024

- Operated in a dynamic start-up environment by structuring workdays around shifting priorities and maintaining open feedback with founder to provide quality solutions for ambiguous deliverables.
- Developed product-market fit by identifying market size, constructing revenue forecasts, and analyzing competitors via independent research, interviews with target customers, and attending conferences.
- Worked with investors and research lab, using data and customer reports, to support switch from providing EV battery analytics for auto insurers, to supporting first responders with battery testing kit.

Safran Optics 1

Bedford, New Hampshire

Quality Engineering Intern

June 2023 – August 2023

- Mentorship with Quality Engineer, learning about manufacturing process, failure analysis, and process improvement when producing thermal imagers.
- Audited technicians and the manufacturing process to detect failure points, updating Work Instructions to improve final yield rate to 96% on the production line.

CLASS EXPERIENCE

Cadence Virtuoso—VLSI Circuit Design

- Designed and simulated 6-bit dividend and 4-bit divisor binary divider by creating dynamic shift registers, muxes, and adders to implement a modified division algorithm.
- Designed 4-bit serial adder using shift registers, developing dynamic latches, flip flops, and pass gates.

SystemVerilog

- Designed and implemented a RISC-V instruction processing unit to generate control signals for processor elements. Supports all RV32A instructions and a subset of the RV32I instructions.
- Validated functionality using Synopsys suite for waveform simulations, synthesis tools, formality checking, and formal verification techniques to optimize for ASIC production.

MATLAB—Digital Signal Processing

- Implement discrete-time sampling, quantization, and processing by designing IIR/FIR filters to mitigate noise.
- Mitigate noise by utilizing various windowing methods to optimize DFT and FFT algorithms.

Electronic Circuit and Microcontroller Lab

- 2nd-order Active Filters, Op-Amp/BJT/MOSFET amplifiers, ADC and PWM using Microcontrollers

ACTIVITIES & INTERESTS

Interests: Entrepreneurship, Drawing, Weightlifting.