TOSHIBA

TOSHIBA Original CMOS 16-Bit Microcontroller

TLCS-900/L1 Series

TMP91CP27

TOSHIBA CORPORATION

Semiconductor Company

Preface

Thank you very much for making use of Toshiba microcomputer LSIs. Before use this LSI, refer the section, "Points of Note and Restrictions". Especially, take care below cautions.

CAUTION

How to release the HALT mode

Usually, interrupts can release all halts stats. However, the interrupts = $(\overline{\text{NMI}}, \text{INTO}, \text{INTRTC})$, which can release the HALT mode may not be able to do so if they are input during the period CPU is shifting to the HALT mode (for about 5 clocks of f_{FPH}) with IDLE1 or STOP mode (IDLE2 is not applicable to this case). (In this case, an interupt request is kept on hold internally.)

If another interupt is generated after it has shifted to HALT mode completely, halt status can be released without difficultly. The priority of this interrupt is compare with that of the interrupt kept on hold internally, and the interrupt with higher priority is handled first followed by the other interrupt.

CMOS 16-Bit Microcontrollers TMP91CP27U

Outline and Features

TMP91CP27 is a high-speed 16-bit microcontroller designed for the control of various mid- to large-scale equipment.

TMP91CP27U comes in a 64-pin flat package. Listed below are the features.

- (1) High-speed 16-bit CPU (900/L1 CPU)
 - Instruction mnemonics are upward-compatible with TLCS-90/900
 - 16 Mbytes of linear address space
 - General-purpose registers and register banks
 - 16-bit multiplication and division instructions; bit transfer and arithmetic instructions
 - Micro DMA: 4 channels (1.0 μs/2 bytes at 16 MHz)
- (2) Minimum instruction execution time: 148 ns (at 27 MHz)
- (3) Built-in RAM: 4 Kbytes Built-in ROM: 48 Kbytes
- (4) External memory expansion
 - Expandable up to 16 Mbytes (Shared program/data area)
 - Can simultaneously support 8-/16-bit width external data bus (Dynamic data bus sizing)
- (5) 8-bit timers: 6 channels
- (6) 16-bit timers: 1 channel
- (7) General-purpose serial interface: 2 channels
 - UART/Synchronous mode: 2 channels
 - IrDA Ver.1.0 (115.2 Kbps) mode selectable: 1 channel
- (8) Serial bus interface: 1 channel
 - I2C bus mode/clock synchronous mode selectable

030619EBP1

- The information contained herein is subject to change without notice.
- The information contained herein is specified only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of TOSHIBA or others.
 TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general
 can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer,
 when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid
 situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to
 property.
- In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc.
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- TOSHIBA products should not be embedded to the downstream products which are prohibited to be produced and sold, under any law
 and regulations.
- For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance/Handling Precautions.




Purchase of TOSHIBA I^2C components conveys a license under the Philips I^2C Patent Rights to use these components in an I^2C system, provided that the system conforms to the I^2C Standard Specification as defined by Philips.

91CP27-1 2003-11-05

- (9) 10-bit AD converter (Sample hold circuit is inside): 4 channels
- (10) Watchdog timer
- (11) Timer for real time clock (RTC)
- (12) Chip select/wait controller: 4 blocks
- (13) Interrupts: 34 interrupts
 - 9 CPU interrupts: Software interrupt instruction and illegal instruction
 - 21 internal interrupts: 7 priority levels are selectable
 - 4 external interrupts: 7 priority levels are selectable (among 3 interrupts are selectable edge mode)
- (14) Input/output ports: 53 pins
- (15) Standby function

Three HALT modes: IDLE2 (Programmable), IDLE1 and STOP

- (16) Clock controller
 - Clock gear function: Select a high-frequency clock fc to fc/16
 - RTC (fs = 32.768 KHz)
- (17) Operating voltage
 - VCC = 2.7 V to 3.6 V (fc max = 27 MHz)
 - VCC = 1.8 V to 3.6 V (fc max = 10 MHz)
- (18) Package
 - P-LQFP64-1010-0.50D



(): Initial function after resert

Figure 1.1 TMP91CP27 Block Diagram

2. Pin Assignment and Pin Functions

The assignment of input/output pins for the TMP91CP27U, their names and functions are as follows:

2.1 Pin Assignment Diagram

Figure 2.1 shows the pin assignment of the TMP91CP27U.




Figure 2.1 Pin Assignment Diagram (64-pin LQFP)

2.2 Pin names and Functions

The names of the input/output pins and their functions are described below. Table 2.2.1 to Table 2.2.3 show pin names and functions.

Table 2.2.1 Pin Names and Functions (1/3)

Pin Names	Number of Pins	I/O	Functions
P00 to P07	8	I/O	Port 0: I/O port that allows I/O to be selected at the bit level
AD0 to AD7		I/O	Address data (Lower): 0 to 7 of address/data bus
P10 to P17	8	I/O	Port1: I/O port that allows I/O to be selected at the bit level
AD8 to AD15		I/O	Address data (Upper): 8 to 15 of address/data bus
A8 to A15		Output	Address: 8 to 15 of address bus
P20 to P25	6	I/O	Port 2: I/O port that allows I/O to be selected at the bit level
A0 to A5		Output	Address: 0 to 5 of address bus
A16 to A21		Output	Address: 16 to 21 of address bus
P30	1	Output	Port 30: Output port
RD		Output	Read: Strobe signal for reading external memory when read internal area also, output \overline{RD} by setting to P3 <p30> = 0, P3FC<p30f> = 1.</p30f></p30>
P31	1	Output	Port 31: Output port
WR		Output	Write: Strobe signal for writing data to pins AD0 to AD7
P32	1	I/O	Port 32: I/O port (with pull-up resistor)
HWR		Output	High write: Strobe signal for writing data to pins AD8 to AD15
P40	1	I/O	Port 40: I/O port (with pull-up resistor)
CS0		Output	Chip select 0: Outputs "0" when address is within specified address area.
P41	1	I/O	Port41: I/O port (with pull-up resistor)
CS1		Output	Chip select 1: Outputs "0" when address is within specified address area.
P42	1	I/O	Port 42: I/O port (with pull-up resistor)
CS2		Output	Chip select 2: Outputs "0" when address is within specified address area.
P50 to P53	4	Input	Port 5: Input port
AN0 to AN3		Input	Analog input: Analog input pins of the AD converter
ADTRG		Input	AD trigger: Pin used to request AD start (Shared with P53).
P60	1	I/O	Port 60: I/O port
SCK		I/O	Serial bus interface clock I/O at SIO mode
P61	1	I/O	Port 61: I/O port
SO		Output	Serial bus interface send data at SIO mode
SDA		I/O	Serial bus interface send/receive data at I ² C mode
			Open-drain output mode by programmable
P62	1	I/O	Port 62: I/O port
SI		Input	Serial bus interface receive data at SIO mode
SCL		I/O	Serial bus interface clock I/O at I ² C mode Open-drain output mode by programmable
P63	1	I/O	Port 63: I/O port (Schmitt input)
INT0		Input	Interrupt request pin 0: Interrupt request pin with selectable level/rising/falling edge

Table 2.2.2 Pin Names and Functions (2/3)

Pin Names	Number of Pins	I/O	Functions
P70	1	I/O	Port 70: I/O port
TA0IN		Input	8-bit timer 0 input: Input pin of 8-bit timer TMRA0
P71	1	I/O	Port 71: I/O port
TA1OUT		Output	8-bit timer 1 output: Output pin of 8-bit timer TMRA0 or TMRA1
P72	1	I/O	Port 72: I/O port
TA3OUT		Output	8-bit timer 3 output: Output pin of 8-bit timer TMRA2 or TMRA3
P73	1	I/O	Port 73: I/O port
TA4IN		Input	8-bit timer 4 input: Input pin of 8-bit timer TMRA4
P74	1	I/O	Port 74: I/O port
TA5OUT		Output	8-bit timer 5 output: Output pin of 8-bit timer TMRA4 or TMRA5
P80	1	I/O	Port 80: I/O port
TB0IN0		Input	16-bit timer 0 Input 0: Input of count/capture trigger in 16-bit timer TMRB0
INT5		Input	Interrupt request pin 5: Interrupt request pin with selectable rising/falling edge
P81	1	I/O	Port 81: I/O port
TB0IN1		Input	16-bit timer 0 input 1: Input of count/capture trigger in 16-bit timer TMRB0
INT6		Input	Interrupt request pin 6: Interrupt request pin of rising edge
P82	1	I/O	Port 82: I/O port
TB0OUT0		Output	16-bit timer 0 output 0: Outpit pin of 16-bit timer TMRB0
P83	1	I/O	Port 83: I/O port
TB0OUT1		Output	16-bit timer 0 output 1: Output pin of 16-bit timer TMRB0
P90	1	I/O	Port 90: I/O port
TXD0		Output	Serial 0 send data: Open-drain output pin by programmable
P91	1	I/O	Port 91: I/O port
RXD0		Input	Serial 0 receive data
P92	1	I/O	Port 92: I/O port
SCLK0		I/O	Serial 0 clock I/O
CTS0		Input	Serial 0 data send enable (Clear to send)
P93	1	I/O	Port 93: I/O port
TXD1		Output	Serial 1 send data: Open-drain output pin by programmable
P94	1	I/O	Port 94: I/O port
RXD1		Input	Serial 1 receive data
P95	1	I/O	Port 95: I/O port
SCLK1		I/O	Serial 1 clock I/O
CTS1		Input	Serial 1 data send enable (Clear to send)
P96	1	I/O	Port 96: I/O port. Open-drain output pin
XT1		Input	Low-frequency oscillator connection pin
P97	1	I/O	Port 97: I/O port. Open-drain output pin
XT2		Output	Low-frequency oscillator connection pin

Table 2.2.3 Pin Names and Functions (3/3)

Pin Names	Number of Pins	I/O	Functions
ALE	1	Output	Address latch enable (It can be set as prohibition of an output for noise reduction.)
NMI	1	Input	Non-maskable interrupt request pin: Interrupt request pin with programmable falling edge level or with both edge levels programmable (Schmitt input).
AMO, AM1	2	Input	Operation mode: Fixed to AM1 = "1" and AM0 = "1".
RESET	1	Input	Reset: Initialize LSI. (Schmitt input, with pull-up resistor)
AVCC	1		Pin used to both power supply pin for AD converter and standard power supply for AD converter (H).
AVSS	1		Pin used to both GND pin for AD converter (0 V) and standard power supply pin for AD converter (L).
X1/X2	2	I/O	High-frequency oscillator connection pin.
DVCC	1		Power supply pins (All DVCC pins should be connected with the power supply pin.)
DVSS	1		GND pins (All pins shuold be connected with GND (0 V).)

3. Operation

This following describes block by block the functions and operation of the TMP91CP27.

3.1 CPU

The TMP91CP27 incorporates a high-performance 16-bit CPU (The 900/L1-CPU). For CPU operation, see the "TLCS-900/L1 CPU".

The following describe the unique function of the CPU used in the TMP91CP27; these functions are not covered in the TLCS-900/L1 CPU section.

3.1.1 Reset

When resetting the TMP91CP27 microcontroller, ensure that the power supply voltage is within the operating voltage range, and that the internal high-frequency oscillator has stabilized. Then hold the $\overline{\text{RESET}}$ input to low level at least for 10 system clocks (80 μs at 4 MHz).

Thus, when turn on the switch, be set to the power supply voltage is within the operating voltage range, and that the internal high-frequency oscillator has stabilized. Then hold the $\overline{\text{RESET}}$ input to Low level at least for 10 system clocks.

Clock gear is initialized 1/16 mode by reset operation. It means that the system clock mode fsys is set to fc/32 (= $fc/16 \times 1/2$).

When the reset is accept, the CPU:

 Sets as follows the program counter (PC) in accordance with the reset vector stored at address FFFF00H to FFFF02H:

 $PC<7:0> \leftarrow Value at FFFF00H address$

 $PC<15:8> \leftarrow Value at FFFF01H address$

PC<23:16> ← Value at FFFF02H address

- Sets the stack pointer (XSP) to 100H.
- Sets bits<IFF2:0> of the status register (SR) to 111 (Sets the interrupt level mask register to level 7).
- Sets the <MAX> bit of the status register (SR) to 1 (MAX mode).
- Clears bits<RFP2:0> of the status register (SR) to 000 (Sets the register bank to 0).


When reset is released, the CPU starts executing instructions in accordance with the program counter settings. CPU internal registers not mentioned above do not change when the reset is released.

When the reset is accepted, the CPU sets internal I/O, ports, and other pins as follows.

- Initializes the internal I/O registers.
- Sets the port pins, including the pins that also act as internal I/O, to general-purpose input or output port mode.
- Sets ALE pin to high impedance.

Note: The CPU internal register (except to PC, SR, XSP in CPU) and internal RAM data do not change by resetting.

Figure 3.1.1 is a reset timing chart of the TMP91CP27.



3.2 Memory Map

Figure 3.2.1 is a memory map of the TMP91CP27.




Figure 3.2.1 Memory Map

3.3 Diversity of TMP91CW12A and TMP91CP27

TMP91CP27 is article cut function and pin from TMP91CW12A fundamentally.

Specification of function shows section 3.3.1 to 3.3.6. Wide difference of AC/DC characteristic is AC characteristics (Shown section 3.3.7). For the details, please refer to Chapter 4, "Electrical characteristics".

3.3.1 Cut Internal I/O

TMP91CP27 is micro controller cut 8-bit timer (TMRA6 to TMRA7), 16-bit timer (TMRB1) and clock doublers circuit (DFM) from TMP91CW12A.

Please don't access to special function register address of above internal I/O in TMP91CW12A.

Please refer to "Table of special function register".

3.3.2 Cut Port Function

TMP91CP27 be cut below port function from TMP91CW12A.

- Port 2: P27 (A23/A7) and P26 (A22/A6)
- Port 3: P37, P36 (R/ \overline{W}), P35 (\overline{BUSAK}), P34 (\overline{BUSRQ}) and P33 (\overline{WAIT})
- Port 4: P43 (CS3)
- Port 5: P57 to P54 (AN7 to AN4)
- Port 6: P66, P65 and P64 (SCOUT)
- Port 7: P75 (TA7OUT)
- Port 8: P87 (TB1OUT1), P86 (TB1OUT0), P85 (TB1IN1/INT8) and P84 (TB1IN0/INT7)
- Port A: PA7 to PA4, PA3 to PA0 (INT4 to INT1)

3.3.3 Cut factor of Interrupt

TMP91CP27 be cut factor of interrupt by cut internal I/O and port function (Refer to Table 3.5.1). Please don't access to interrupt priority setting register for cut factor of interrupt. Please refer to "table of special function register".

3.3.4 Bus Release Function

TMP91CP27 don't include bus release function by cutting bus request pin (P34) and bus acknowledge pin (P35).

3.3.5 CS/WAIT Controller

When set TMP91CP27 to BxCS < BxW2:0 > = "010" (1 + N) WAIT mode, it operates as 1 wait by cutting WAIT pin.

And there is not $\overline{\text{CS3}}$ pin (P43), but when set MSAR3, MAMR3 and set B3CS<B3E> = "1", wait control is effective.

3.3.6 AD Converter

Analog input pin AN4 to AN7 be cut. Therefore please don't select cutting channel in ADMOD1 < ADCH2:0>.

3.3.7 AC Characteristic

When accessing to external, AC characteristic don't guarantee at 2 V operation.

3.4 System Clock Function and Standby Control

TMP91CP27 contains (1) a clock gear, (2) stand-by controller and (3) noise-reduction circuit. It is used for low-power and low-noise systems.

The clock operating modes are as follows: (a) Single clock mode (X1 and X2 pins only), (b) Dual clock mode (X1, X2, XT1 and XT2 pins).

Figure 3.4.1 shows a transition figure.




Figure 3.4.1 Clock Operating Mode

Note: The clock frequency input from the X1 and X2 pins is called f_{OSCH} and the clock frequency input from the XT1 and XT2 pins is called fs. The clock frequency selected by SYSCR1<SYSCK> is called f_{FPH}. The system clock f_{SYS} is defined as the divided clock of f_{FPH}, and one cycle of f_{SYS} is regret to as one state.

3.4.1 Block Diagram of System Clock




Figure 3.4.2 Block Diagram of System Clock

3.4.2 SFR

		7	6	5	4	3	2	1	0
SYSCR0	Bit symbol	XEN	XTEN	RXEN	RXTEN	RSYSCK	WUEF	PRCK1	PRCK0
(00E0H)	Read/Write				R/	W			
	After reset	1	0	1	0	0	0	0	0
	Function	High- frequency oscillator (fc) 0: Stop 1: Oscillation	Low- frequency oscillator (fs) 0: Stop 1: Oscillation	High- frequency oscillator (fc) after release of STOP mode 0: Stop 1: Oscillation	Low- frequency oscillator (fs) after release of STOP mode 0: Stop 1: Oscillation	Selects clock after release of STOP mode 0: fc 1: fs	Warm-up timer control 0 Write: Don't care 1 Write: Start warm-up 0 Read: End warm-up 1 Read: Do not end warm-up	Select preso 00: f _{FPH} 01: Reserved 10: fc/16 11: Reserved	(Note 2)
		7	6	5	4	3	2	1	0
SYSCR1	Bit symbol					SYSCK	GEAR2	GEAR1	GEAR0
(00E1H)	Read/Write					R/W		W	
	After reset					0	1	0	0
	Function					Select system clock 0: fc 1: fs	Select gear (fc) 000: fc 001: fc/2 010: fc/4 011: fc/8 100: fc/16 101: (Reserv 111: (Reserv	red)	n frequency
		7	6	5	4	3	2	1	0
SYSCR2	Bit symbol		-	WUPTM1	WUPTM0	HALTM1	HALTM0		DRVE
(00E2H)	Read/Write		R/W	R/W	R/W	R/W	R/W		R/W
	After reset		0	1	0	1	1		0
	Function Write to "0". Select warm-up time for oscillator 00: Reserved 01: 28/inputted frequency 10: 214/inputted frequency 11: 216/inputted frequency		r I I frequency ed frequency	HALT mode 00: Reserved 01: STOP mo 10: IDLE1 mo 11: IDLE2 mo	d ode ode		Pin state control in STOP mode 0: I/O off 1: Remains the state before HALT		

Note 1: SYSCR1
bit7:4>, SYSCR2
bit7,bit1> are read as undefined value.

Note 2: When using internal SBI, set prescaler clock select register SYSCR0<PRCK1:0> to fFPH.

Figure 3.4.3 SFR for System Clock

		7	6	5	4	3	2	1	0		
EMCCR0	Bit symbol	PROTECT	-	-	-	ALEEN	EXTIN	DRVOSCH	DRVOSCL		
(00E3H)	Read/Write	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
	After reset	0	0	1	0	0	0	1	1		
	Function	Protect flag 0: OFF 1: ON	Write "0".	Write "1".	Write "0".	1: ALE output enable 0: ALE output disable	1: fc external clock	fc oscillator driver ability 1: NORMAL 0: WEAK	fs oscillator driver ability 1: NORMAL 0: WEAK		
EMCCR1 (00E4H)	Bit symbol Read/Write		Protect OFF by writing "1FH".								
After reset Protect ON by writing except "1FH".											
	Function										

Figure 3.4.4 SFR for Noise Reduction

3.4.3 System Clock Controller

The system clock controller generates the system clock signal (fsys) for the CPU core and internal I/O. It contains two oscillation circuits and a clock gear circuit for high-frequency (fc) operation. The register SYSCR1<SYSCK> changes the system clock to either fc or fs, SYSCR0<XEN> and SYSCR0<XTEN> control enabling and disabling of each oscillator, and SYSCR1<GEAR2:0> sets the high-frequency clock gear to either 1, 2, 4, 8 or 16 (fc, fc/2, fc/4, fc/8 or fc/16). These functions can reduce the power consumption of the equipment in which the device is installed.

The combination of settings $\langle XEN \rangle = "1"$, $\langle XTEN \rangle = "0"$, $\langle SYSCK \rangle = "0"$ and $\langle GEAR2:0 \rangle = "100"$ will cause the system clock (f_{SYS}) to be set to fc/32 (fc/16 × 1/2) after a Reset.

For example, fSYS is set to 0.5 MHz when the 16 MHz oscillator connected to the X1 and X2 pins.

(1) Switching from NORMAL mode to SLOW mode

When the resonator is connected to the X1 and X2 pins, or to the XT1 and XT2 pins, the warm-up timer can be used to change the operation frequency after stable oscillation has been attained.

The warm-up time can be selected using SYSCR2<WUPTM1:0>.

This warm-up timer can be programmed to start and stop as shown in the following examples 1 and 2.

Table 3.4.1 shows the warm-up time.

- Note 1: When using an oscillator (other than a resonator) with stable oscillation, a warm-up timer is not needed.
- Note 2: The warm-up timer is operated by an oscillation clock. Hence, there may be some variation in warm-up time.
- Note 3: Note of using low-frequency oscillator

When connect low-frequency oscillator to ports 96 and 97, need below setting for cut consumption power.

(Case of resonators)

(Case of oscillator)

Table 3.4.1 Warm-up Times (when changing clock)

Select Warm-up Time SYSCR2 <wuptm1:0></wuptm1:0>	Change to NORMAL (fc)	Change to SLOW (fs)		
01 (28/frequency)	16 [μs]	7.8 [ms]	fs =	
10 (2 ¹⁴ /frequency)	1.024 [ms]	500 [ms]		
11 (2 ¹⁶ /frequency)	4.096 [ms]	2000 [ms]		


f_{OSCH} = 16 MHz, fs = 32.768 kHz

Example 1: Setting the clock

Changing from high frequency (fc) to low frequency (fs).

SYSCR0	EQU	00E0H	
SYSCR1	EQU	00E1H	
SYSCR2	EQU	00E2H	
	LD	(SYSCR2), X-11X-B	; Sets warm-up time to 2 ¹⁶ /fs.
	SET	6, (SYSCR0)	; Enables low-frequency oscillation.
	SET	2, (SYSCR0)	; Clears and starts warm-up timer.
WUP:	BIT	2, (SYSCR0)	; Detects stopping of warm-up timer.
	JR	NZ, WUP	; Detects stopping of warm-up timer.
	SET	3, (SYSCR1)	; Changes f _{SYS} from fc to fs.
	RES	7, (SYSCR0)	; Disables high-frequency oscillation.


X: Don't care, -: No change



Example 2: Setting the clock Changing from low frequency (fs) to high frequency (fc).

SYSCR0	EQU	00E0H		
SYSCR1	EQU	00E1H		
SYSCR2	EQU	00E2H		
	LD	(SYSCR2), X-10X-B	;	Sets warm-up time to 2 ¹⁴ /fc.
	SET	7, (SYSCR0)	;	Enables high-frequency oscillation.
	SET	2, (SYSCR0)	;	Clears and starts warm-up timer.
WUP:	BIT	2, (SYSCR0)	;}	Detects stopping of warm-up timer.
	JR	NZ, WUP	ر;	Detects stopping of warm-up timer.
	RES	3, (SYSCR1)	;	Changes f _{SYS} from fs to fc.
	RES	6, (SYSCR0)	;	Disables low-frequency oscillation.

X: Don't care, -: No change



(2) Clock gear controller

When the high-frequency clock fc is selected by setting SYSCR1<SYSCK> = "0", fFPH is set according to the contents of the clock gear select register SYSCR1<GEAR2:0> to either fc, fc/2, fc/4, fc/8 or fc/16. Using the clock gear to select a lower value of fFPH reduces power consumption.

Below show example of changing clock gear.

(Clock gear changing)

To change the clock gear, write the register value to the SYSCR1<GEAR2:0> register. It is necessary the warm-up time until changing after writing the register value.

There is the possibility that the instruction next to the clock gear changing instruction is executed by the clock gear before changing. To execute the instruction next to the clock gear switching instruction by the clock gear after changing, input the dummy instruction as follows (instruction to execute the write cycle).

Example:

```
SYSCR1 EQU 00E1H

LD (SYSCR1), XXXX0001B ; Changes f<sub>SYS</sub> to fc/4.

LD (DUMMY), 00H ; Dummy instruction

Instruction to be executed after clock gear has changed.
```

3.4.4 Prescaler Clock Controller

For the internal I/O (TMRA01 to TMRA45, TMRB0, SIO0 to SIO1 and SBI) there is a prescaler which can divide the clock.

The ϕT , $\phi T0$ clock input to the prescaler is either the clock fFPH divided by 2 or the clock fc/16 divided by 4. The setting of the SYSCR0<PRCK1:0> register determines which clock signal is input.

When using internal SBI, set SYSCR0<PRCK1:0> to "00".

3.4.5 Noise Reduction Circuits

Noise reduction circuits are built in, allowing implementation of the following features.

- (1) Reduced drivability for high-frequency oscillator
- (2) Reduced drivability for low-frequency oscillator
- (3) Single drive for high-frequency oscillator
- (4) Output ALE pin disable
- (5) SFR protection of register contents


The above functions are performed by making the appropriate settings in the EMCCR0 to EMCCR1 registers.

(1) Reduced drivability for high-frequency oscillator

(Purpose)

Reduces noise and power for oscillator when a resonator is used.

(Block diagram)



(Setting method)


The drivability of the oscillator is reduced by writing "0" to EMCCR0<DRVOSCH> register. By reset, <DRVOSCH> is initialized to "1" and the oscillator starts oscillation by normal drivability when the power supply is on.

(2) Reduced drivability for low-frequency oscillator

(Purpose)

Reduces noise and power for oscillator when a resonator is used.

(Block diagram)



(Setting method)


The drivability of the oscillator is reduced by programming 0 to the EMCCR0<DRVOSCL> register. By Reset, <DRVOSCL> is initialized to "1".

(3) Single drive for high-frequency oscillator

(Purpose)

Not need twin-drive and protect mistake operation by inputted noise to X2 pin when the external oscillator is used.

(Block diagram)



(Setting method)

The oscillator is disabled by programming "1" to EMCCR0<EXTIN> register. X2 pin is always outputted "1".


By reset, <EXTIN> is initialized to "0".

(4) Output ALE pin disable

(Purpose)

Not need noise of clock property case of don't access external area is reduced.

(Block diagram)



(Setting method)

Output buffer of ALE pin is output disable by programming "0" to EMCCR0<ALEEN>. And ALE pin is high impedance.

By resetting, <ALEEN> is initialized to "0".

When you access to external area, you must program "1" to ${\tt ALEEN>}$ before access.

(5) Runaway provision with SFR protection register (Purpose)

Provision in runaway of program by noise mixing.


Write operation to specified SFR is prohibited so that provision program in runaway prevents that it is it in the state which is fetch impossibility by stopping of clock, memory control register (CS/WAIT controller) is changed.

Specified SFR list

1. CS/WAIT controller
B0CS, B1CS, B2CS, B3CS, BEXCS,
MSAR0, MSAR1, MSAR2, MSAR3,
MAMR0, MAMR1, MAMR2, MAMR3

2. Clock gear (write enable only EMCCR1)
SYSCR0, SYSCR1, SYSCR2, EMCCR0

(Block diagram)



(Setting method)

If writing except "1FH" code to EMCCR1 register, it become protect ON. By this operation, write operation to specified SFR is disabling.

If writing "1FH" to EMCCR1 register, it become protect OFF. State of protect can to confirm by reading EMCCR0<PROTECT>.

3.4.6 Standby Controller

(1) HALT modes

When the HALT instruction is executed, the operating mode switches to IDLE2, IDLE1 or STOP mode, depending on the contents of the SYSCR2<HALTM1:0> register.

The subsequent actions performed in each mode are as follows:

a. IDLE2: Only the CPU halts.

The internal I/O is available to select operation during IDLE2 mode by setting the following register.

Shows the registers of setting operation during IDLE2 mode.

able of the orthographic admingtable in the					
Internal I/O	SFR				
TMRA01	TA01RUN <i2ta01></i2ta01>				
TMRA23	TA23RUN <i2ta23></i2ta23>				
TMRA45	TA45RUN <i2ta45></i2ta45>				
TMRB0	TB0RUN <i2tb0></i2tb0>				
SIO0	SC0MOD1 <i2s0></i2s0>				
SIO1	SC1MOD1 <i2s1></i2s1>				
SBI	SBI0BR0 <i2sbi0></i2sbi0>				
AD converter	ADMOD1 <i2ad></i2ad>				
WDT	WDMOD <i2wdt></i2wdt>				

Table 3.4.2 SFR Setting Operation during IDLE2 Mode

- b. IDLE1: Only the oscillator and the RTC (Real time clock) continue to operate.
- c. STOP: All internal circuits stop operating.

The operation of each of the different HALT modes is described in Table 3.4.3.

HALT Mode		IDLE2	IDLE1	STOP		
5	SYSCR2 <haltm1:0></haltm1:0>	11	10	01		
	CPU	Stop				
	I/O port	Keep the state when the HALT executed.	instruction was	See Table 3.4.6, Table 3.4.7.		
	TMRA, TMRB	Available to select operation	Stop			
Block	SIO, SBI	block				
	AD					
	WDT			_		
	RTC	Operate enable				
	Interrupt controller	Operate				

Table 3.4.3 I/O Operation during HALT Modes

(2) How to release the HALT mode

These halt states can be released by resetting or requesting an interrupt. The halt release sources are determined by the combination between the states of interrupt mask register <IFF2:0> and the HALT modes. The details for releasing the halt status are shown in Table 3.4.4.

Released by requesting an interrupt

The operating released from the HALT mode depends on the interrupt enabled status. When the interrupt request level set before executing the HALT instruction exceeds the value of interrupt mask register, the interrupt due to the source is processed after releasing the HALT mode, and CPU status executing an instruction that follows the HALT instruction. When the interrupt request level set before executing the HALT instruction is less than the value of the interrupt mask register, releasing the HALT mode is not executed. (In non-maskable interrupts, interrupt processing is processed after releasing the HALT mode regardless of the value of the mask register.) However only for INTO and RTC interrupts, even if the interrupt request level set before executing the HALT instruction is less than the value of the interrupt mask register, releasing the the HALT mode is executed. In this case, interrupt processing, and CPU starts executing the instruction next to the HALT instruction, but the interrupt request flag is held at "1".

Note: Usually, interrupts can release all halts status. However, the interrupts = ($\overline{\text{NMI}}$, INT0, INTRTC) which can release the HALT mode may not be able to do so if they are input during the period CPU is shifting to the HALT mode (for about 5 clocks of fFPH) with IDLE1 or STOP mode (IDLE2 is not applicable to this case). (In this case, an interrupt request is kept on hold internally.) If another interrupt is generated after it has shifted to HALT mode completely, halt status can be released without difficulty. The priority of this interrupt is compared with that of the interrupt kept on hold internally, and the interrupt with higher priority is handled first followed by the other interrupt.

• Releasing by resetting

Releasing all halt status is executed by resetting.

When the STOP mode is released by RESET, it is necessry enough resetting time (See Table 3.4.5) to set the operation of the oscillator to be stable.

When releasing the HALT mode by resetting, the internal RAM data keeps the state before the "HALT" instruction is executed. However the other settings contents are initialized. (Releasing due to interrupts keeps the state before the "HALT" instruction is executed.)

	Status of Received Interrupt		Interrupt Enable (Interrupt level) ≥ (Interrupt mask)			Interrupt Disable (Interrupt level) < (Interrupt mask)		
	HALT Mode		IDLE2	IDLE1	STOP	IDLE2	IDLE1	STOP
		NMI	•	*	♦ *1	-	_	-
Se		INTWD	•	×	×	_	_	
clearance		INT0 (Note1)	•	*	♦ *1	0	0	o*1
lea		INTRTC	♦	*	×	0	0	×
te c	upt	INT5 to INT6	♦ (Note 2)	×	×	×	×	×
state	nterrupt	INTTA0 to INTTA5	♦	×	×	×	×	×
Halt	드	INTTB00, INTTB01, OF0	♦	×	×	×	×	×
o		INTRX0 to INTRX1, INTTX0 to INTTX1	♦	×	×	×	×	×
ce		INTSBI	•	×	×	×	×	×
Source		INTAD	•	×	×	×	×	×
	RESET		Initialize LSI					


Table 3.4.4 Source of Halt State Clearance and Halt Clearance Operation

- •: After clearing the HALT mode, CPU starts interrupt processing.
- o: After clearing the HALT mode, CPU resumes executing starting from instruction following the HALT instruction. (Interrupt routine don't execute.)
- x: It can not be used to release the HALT mode.
- -: The priority level (Interrupt request level) of non-maskable interrupts is fixed to 7, the highest priority level. There is not this combination type.
- *1: Releasing the HALT mode is executed after passing the warm-up time.
- Note 1: When the HALT mode is cleared by an INT0 interrupt of the level mode in the interrupt enabled status, hold high level until starting interrupt process. If low level was set before interrupt process is stared, interrupt process is not started correctly.

Note 2: If using external interrupt INT5 to INT6 in IDLE2 mode, set 16-bit timer RUN register TB0RUN<12TB0> to "1".

Example: Clearing halt state

An INT0 interrupt clears the halt state when the device is in IDLE1 mode.



(3) Operation

a. IDLE2 mode

In IDLE2 mode only specific internal I/O operations, as designated by the IDLE2 setting register, can take place. Instruction execution by the CPU stops.

Figure 3.4.5 illustrates an example of the timing for clearance of the IDLE2 mode halt state by an interrupt.




Figure 3.4.5 Timing Chart for IDLE2 Mode Halt State Cleared by Interrupt

b. IDLE1 mode

In IDLE1 mode, only the internal oscillator and the RTC continue to operate. The system clock in the MCU stops.

In the halt state, the interrupt request is sampled asynchronously with the system clock; however, clearance of the Halt state (e.g., restart of operation) is synchronous with it.

Figure 3.4.6 illustrates the timing for clearance of the IDLE1 mode halt state by an interrupt.




Figure 3.4.6 Timing Chart for IDLE1 Mode Halt State Cleared by Interrupt

c. STOP mode

When STOP mode is selected, all internal circuits stop, including the internal oscillator. Pin status in STOP mode depends on the settings in the SYSCR2<DRVE> register. Table 3.4.6 and Table 3.4.7 summarizes the state of these pins in STOP mode.

After STOP mode has been cleared, system clock output starts when the warm-up time has elapsed, in order to allow oscillation to stabilize. After STOP mode has been cleared, either NORMAL mode or SLOW mode can be selected using the SYSCRO<RSYSCK> register. Therefore, <RSYSCK>, <RXEN> and <RXTEN> must be set. See the sample warm-up times in Table 3.4.5.

Figure 3.4.7 illustrates the timing for clearance of the STOP mode halt state by an interrupt.




Figure 3.4.7 Timing Chart for STOP Mode Halt State Cleared by Interrupt


Table 3.4.5 Sample Warm-up Times after Clearance of STOP Mode

0 f_{OSCH} = 16 MHz, fs = 32.768 kHz

		9 00	7011		
SYSCR0	SYSCR2 <wuptm1:0></wuptm1:0>				
<rsysck></rsysck>	01 (2 ⁸)	10 (2 ¹⁴)	11 (2 ¹⁶)		
0 (fc)	16 μs	1.024 ms	4.096 ms		
1 (fs)	7.8 ms	500 ms	2000 ms		

Example:

• The STOP mode is entered when the low-frequency operates, and high-frequency operates after releasing due to NMI.



-: No change

Note: When different modes are used before and after STOP mode as the above mentioned, there is possible to release the HALT mode without changing the operation mode by acceptance of the halt release interrupt request during execution of "HALT" instruction (during 6 state). In the system which accepts the interrupts during execution "HALT" instruction, set the same operation mode before and after the STOP mode.

Table 3.4.6 Input Buffer State Table

		Input Buffer State								
Port	Input Function		When th	e CPI I is	In HALT mode		In HALT mode (STOP)			
		During	When the CPU is Operating		(IDLE2/IDLE1)		<drve>=1</drve>		<drve>=0</drve>	
					,					/ L >= U
Name	Name	Reset	When	When	When	When	When Used as	When	When	When
		110001	Used as	Used as	Used as	Used as		Used as	Used as	Used as
			Function	Input Port	Function	Input Port	Function	Input Port	Function	Input Port
<u> </u>			Pin		Pin		Pin		Pin	
P00-07	AD0-7		ON upon external		OFF		OFF		OFF	
P10-17	AD8-15	OFF	read	ON		OFF		OFF		
P20-25	-			OIV						
P32(*1)	-		-		-	ON	-	ON	-	
P40-42(*1)	-	ON								
P50-52(*2)	-	OFF		ON upon port read		OFF		OFF	OFF	OFF
P53(*2)	/ADTRG	011						OFF	ON	
P60	SCK									
P61	SDA								OFF	
P62	SI		ON		ON		ON		OII	
F 02	SCL									
P63	INT0								ON	ON
P70	TAOIN								OFF	
P71	-		_		_		_		_	
P72	-		_		-		_		_	
P73	TA4IN		ON		ON	ON	ON		OFF	OFF
P74	-		- ON - ON	ON	-		- ON - ON		-	
P80	TB0UN0	ON			ON -			ON	OFF -	
F 60	INT5									
P81	TB0IN1									
F 01	INT6									
P82	-									
P83	-									
P90	-									
P91	RXD0				ON					
P92	SCLK0								OFF	
1 32	/CTS0									
P93	-		-		-		-		-	
P94	RXD1		ON		ON		ON		OFF	
P95	SCLK1									
	/CTS1									
P96	XT1 For oscillator	OFF	OFF	OFF ON	OFF	OFF ON	OFF	OFF		
	For port							ON		
P97	-		-		-		-		-	
/NMI	-	ON					0		0	
/RESET	-		ON	-	ON	-	ON	-	ON	-
AM0,AM1	-									
X1	-						OFF		OFF	

ON: The buffer is always turned on. A current *1:Port having a pull-up/pull-down resistor. flows the input buffer if the input pin is not driven.

OFF: The buffer is always turned off.

*2:AIN input does not cause a current to flow through the buffer.

-: No applicable

Table 3.4.7 Output buffer State Table

	Output Function	Output Buffer State									
Port Name			When th	When the CPU is In HALT mode			In HALT mode(STOP)				
		During Reset	Operating		(IDLE2/IDLE1)		<drve>=1</drve>		<drve>=0</drve>		
	Output Function Name		When Used as Function Pin	When Used as Output Port	When Used as Function Pin	When Used as Output Port	When Used as Function Pin	When Used as Output Port	When Used as Function Pin	When Used as Output Port	
P00-07		AD0-7		ON upon external write							
P10-17		AD8-15				OFF		OFF			
		A8-15	OFF								
P20-25	A0-5										
P30		A16-21 /RD		ON		ON		ON		OFF	
P30 P31		/KD /WR	ON								
P32(*1)		/HWR									
. 02(.)		/CS0									
P40-42(*1)	/CS1					ļ	ļ			Į.	
		/CS2	-	ON		· -	ON		ON		
P60		SCK									
P61		SDA									
FOI		SO									
P62		SCL									
P63		-			ON			_		-	
P70		-									OFF
P71	TA1OUT TA3OUT - TA5OUT		OFF	ON		ON		ON		OFF	
P72											
P73				-		-		-		-	_
P74				ON		ON		ON		OFF	
P80				-		-		-		-	
P81				ON		ON					
P82		TB0OUT0						ON		OFF	
P83 P90	TB00UT1 TXD0 - SCLK0 TSD1										
P90 P91						_		_		-	
P92											
P93				ON		ON		ON		OFF	
P94	-			-		-		-		-	
P95	SCLK1			ON		ON	1	ON		OFF	
P96			ON	-		-		-	<u> </u>	-	1
P97	XT2	For oscillator		ON	OFF	ON		OFF	OFF		
		For port		OFF	ON	OFF	ON	UFF	ON	UFF	
ALE	-		OFF	NO		ON	_	ON	_	ON	
X2	-		ON	OIN	-	OIV	_	OIV	_	ON	_

ON: The buffer is always turned on.

*1 : Port having a pull-up/pull-down resistor.

OFF: The buffer is always turned off.

^{-:} No applicable

3.5 Interrupts

Interrupts are controlled by the CPU interrupt mask register SR<IFF2:0> and by the built-in interrupt controller.

The TMP91CP27 has a total of 34 interrupts divided into the following three types:

- Interrupts generated by CPU: 9 sources
 (Software interrupts, illegal instruction interrupt)
- Internal interrupts: 21 sources
- Interrupts on external pins (NMI, INTO, INT5 and INT6): 4 sources

A (fixed) individual interrupt vector number is assigned to each interrupt.

One of six (Variable) priority level can be assigned to each maskable interrupt.

The priority level of non-maskable interrupts are fixed at 7 as the highest level.

When an interrupt is generated, the interrupt controller sends the piority of that interrupt to the CPU. If multiple interrupts are generated simultaneously, the interrupt controller sends the interrupt with the highest priority to the CPU. (The highest priority is level 7 using for non-maskable interrupts.)

The CPU compares the priority level of the interrupt with the value of the CPU interrupt mask register <IFF2:0>. If the priority level of the interrupt is higher than the value of the interrupt mask register, the CPU accepts the interrupt.

The interrupt mask register <IFF2:0> value can be updated using the value of the EI instruction ("EI num" sets <IFF2:0> data to num).

For example, specifying "EI3" enables the maskable interrupts which priority level set in the interrupt controller is 3 or higher, and also non-maskable interrupts.

Operationally, the DI instruction (<IFF2:0> = "7") is identical to the "EI7" instruction. DI instruction is used to disable maskable interrupts because of the priority level of maskable interrupts is 0 to 6. The EI instruction is vaild immediately after execution.

In addition to the above general-purpose interrupt processing mode, TLCS-900/L1 has a micro DMA interrupt processing mode as well. The CPU can transfer the data (1/2/4 bytes) automatically in micro DMA mode, therefore this mode is used for speed-up interrupt processing, such as transferring data to the internal or external peripheral I/O. Moreover, TMP91CP27 has software start function for micro DMA processing request by the software not by the hardware interrupt.

Figure 3.5.1 shows the overall interrupt processing flow.




Figure 3.5.1 Overall Interrupt Processing Flow

3.5.1 General-Purpose Interrupt Processing

When the CPU accepts an interrupt, it usually performs the following sequence of operations. That is also the same as TLCS-900/L and TLCS-900/H.

- (1) The CPU reads the interrupt vector from the interrupt controller.
 - If the same level interrupts occur simultaneously, the interrupt controller generates an interrupt vector in accordance with the default priority and clears the interrupt request.
 - (The default priority is already fixed for each interrupt: The smaller vector value has the higher priority level.)
- (2) The CPU pushes the value of program counter (PC) and status register (SR) onto the stack area (indicated by XSP).
- (3) The CPU sets the value which is the priority level of the accepted interrupt plus 1 (+1) to the interrupt mask register <IFF2:0>. However, if the priority level of the accepted interrupt is 7, the register's value is set to 7.
- (4) The CPU increases the interrupt nesting counter INTNEST by 1 (+1).
- (5) The CPU jumps to the address indicated by the data at address "FFFF00H + interrupt vector" and starts the interrupt processing routine.
 - The above processing time is 18-states (2.25 μ s at 16 MHz) as the best case (16 bits data bus width and 0 waits).

When the CPU completed the interrupt processing, use the RETI instruction to return to the main routine. RETI restores the contents of program counter (PC) and status register (SR) from the stack and decreases the interrupt nesting counter INTNEST by 1 (-1).

Non-maskable interrupts cannot be disabled by a user program. Maskable interrupts, however, can be enabled or disabled by a user program. A program can set the priority level for each interrupt source.

If an interrupt request which has a priority level equal to or greater than the value of the CPU interrupt mask register <IFF2:0> comes out, the CPU accepts its interrupt. Then, the CPU interrupt mask register <IFF2:0> is set to the value of the priority level for the accepted interrupt plus 1 (+1).

Therefore, if an interrupt is generated with a higher level than the current interrupt during its processing, the CPU accepts the later interrupt and goes to the nesting status of interrupt processing.

Moreover, if the CPU receives another interrupt request while performing the said (1) to (5) processing steps of the current interrupt, the latest interrupt request is sampled immediately after execution of the first instruction of the current interrupt processing routine. Specifying DI as the start instruction disables maskable interrupt nesting.

A Reset initializes the interrupt mask register <IFF2:0> to "7", disabling all maskable interrupts.

Figure 3.5.1 shows the TMP91CP27 interrupt vectors and micro DMA start vectors. The address FFFF00H to FFFFFFH (256 bytes) is assigned for the interrupt vector area.

Table 3.5.1 TMP91CP27 Interrupt Vectors and Micro DMA Start Vectors

Default Priority	Туре	Interrupt Source and Source of Micro DMA Request	Vector Value (V)	Vector Reference Address	Micro DMA Start Vector
1		"RESET" or SWI0 instruction	0000H	FFFF00H	_
2		SWI1 instruction	0004H	FFFF04H	_
3		INTUNDEF: Illegal Instruction or SWI2 instruction	0008H	FFFF08H	_
4		SWI3 instruction	000CH	FFFF0CH	_
5		SWI4 instruction	0010H	FFFF10H	_
6	Non-maskable	SWI5 instruction	0014H	FFFF14H	_
7		SWI6 instruction	0018H	FFFF18H	_
8		SWI7 instruction	001CH	FFFF1CH	_
9		NMI pin	0020H	FFFF20H	_
10		INTWD: Watchdog timer	0024H	FFFF24H	_
-		(Micro DMA)	-	-	_
11	_	INTO pin	0028H	FFFF28H	0AH
12	_	Reserved		11112011	
	+		_	_	_
13	4	Reserved	_	_	_
14	_	Reserved	_	_	_
15	4	Reserved	-	-	-
16		INT5 pin	003CH	FFFF3CH	0FH
17		INT6 pin	0040H	FFFF40H	10H
18		Reserved	_	_	_
19		Reserved	_	_	_
20		INTTA0: 8-bit timer 0	004CH	FFFF4CH	13H
21		INTTA1: 8-bit timer 1	0050H	FFFF50H	14H
22		INTTA2: 8-bit timer 2	0054H	FFFF54H	15H
23		INTTA3: 8-bit timer 3	0058H	FFFF58H	16H
24		INTTA4: 8-bit timer 4	005CH	FFFF5CH	17H
25		INTTA5: 8-bit timer 5	0060H	FFFF60H	18H
26		Reserved	_	_	_
27		Reserved	_	_	_
28	Mandalahia	INTTB00: 16-bit timer 0 (TB0RG0)	006CH	FFFF6CH	1BH
29	Maskable	INTTB01: 16-bit timer 0 (TB0RG1)	0070H	FFFF70H	1CH
30		Reserved	_	_	_
31		Reserved	_	_	_
32		INTTBOF0: 16-bit timer 0 (Over flow)	007CH	FFFF7CH	1FH
33		Reserved	_	_	_
34	†	INTRX0: Serial reception (Channel 0)	0084H	FFFF84H	21H
35	†	INTTX0: Serial transmission (Channel 0)	0088H	FFFF88H	22H
36	1	INTRX1: Serial reception (Channel 1)	008CH	FFFF8CH	23H
37	+	INTTX1: Serial transmission (Channel 1)	0090H	FFFF90H	24H
38	+	INTSBI: Serial bus interface interrupt	0090H 0094H	FFFF94H	25H
39	+	INTRTC: Interrupt for RTC	0094H 0098H		
40	-			FFFF98H	26H 27H
	-	INTAD: AD conversion end	009CH	FFFF9CH	∠/ □
41	4	INTTC0: End of Micro DMA (Channel 0)	00A0H	FFFFA0H	_
42	_	INTTC1: End of Micro DMA (Channel 1)	00A4H	FFFFA4H	_
43	_	INTTC2: End of Micro DMA (Channel 2)	00A8H	FFFFA8H	_
44	4	INTTC3: End of Micro DMA (Channel 3)	00ACH	FFFFACH	_
		(Reserved)	00B0H	FFFFB0H	_
		:	:	:	:
		(Reserved)	00FCH	FFFFFCH	_

3.5.2 Micro DMA

In addition to general-purpose interrupt processing, the TMP91CP27 supports a micro DMA function. Interrupt requests set by micro DMA perform micro DMA processing at the highest priority level among maskable interrupts, regardless of the priority level of the particular interrupt source. The micro DMA has 4 channels and is possible continuous transmission by specifying the say later burst mode.

Because the micro DMA function has been implemented with the cooperative operation of CPU, when CPU goes to a standby mode by HALT instruction, the requirement of micro DMA will be ignored (Pending).

(1) Micro DMA operation

When an interrupt request specified by the micro DMA start vector register is generated, the micro DMA triggers a micro DMA request to the CPU at interrupt priority highest level and starts processing the request in spite of any interrupt source's level. The micro DMA is ignored on <IFF2:0> = "7".

The 4 micro DMA channels allow micro DMA processing to be set for up to 4 types of interrupts at any one time. When micro DMA is accepted, the interrupt request flip-flop assigned to that channel is cleared.

The data are automatically transferred once (1/2/4 bytes) from the transfer source address to the transfer destination address set in the control register, and the transfer counter is decreased by 1 (-1).

If the decreased result is "0", the micro DMA transfer end interrupt (INTTCn) passes from the CPU to the interrupt controller. In addition, the micro DMA start vector register DMAnV is cleared to 0, the next micro DMA is disabled and micro DMA processing completes.

If the decreased result is other than "0", the micro DMA processing completes if it isn't specified the say later burst mode. In this case, the micro DMA transfer end interrupt (INTTCn) aren't generated.

If an interrupt request is triggered for the interrupt source in use during the interval between the clearing of the micro DMA start vector and the next setting, general-purpose interrupt processing executes at the interrupt level set. Therefore, if only using the interrupt for starting the micro DMA (Not using the interrupts as a general-purpose interrupt: Level 1 to 6), first set the interrupts level to 0 (Interrupt requests disabled).

If using micro DMA and general purpose interrupts together, first set the level of the interrupt used to start micro DMA processing lower than all the other interrupt levels. In this case, the cause of general interrupt is limited to the edge interrupt.

The priority of the micro DMA transfer end interrupt is defined by the interrupt level and the default priority as the same as the other maskable interrupt.

If a micro DMA request is set for more than one channel at the same time, the priority is not based on the interrupt priority level but on the channel number. The smaller channel number has the higher priority (Channel 0 (High) > channel 3 (Low)).

While the register for setting the transfer source/transfer destination addresses is a 32-bit control register, this register can only effectively output 24-bit addresses. Accordingly, micro DMA can access 16 Mbytes (The upper eight bits of the 32 bits are not valid).

Three micro DMA transfer modes are supported: 1-byte transfer, 2-byte transfer, and 4-byte transfer. After a transfer in any mode, the transfer source/destination addresses are increased, decreased, or remain unchanged.

This simplifies the transfer of data from I/O to memory, from memory to I/O, and from I/O to I/O. For details of the transfer modes, see 3.5.2 (4) "Detailed description of the transfer mode register: DMAM0 to DMAM3".

As the transfer counter is a 16-bit counter, micro DMA processing can be set for up to 65536 times per interrupt source. (The micro DMA processing count is maximized when the transfer counter initial value is set to 0000H.)

Micro DMA processing can be started by the 19 interrupts shown in the micro DMA start vectors of Figure 3.5.1 and by the micro DMA soft start, making a total of 20 interrupts.

Figure 3.5.2 shows the word transfer micro DMA cycle in transfer destination address INC mode (except for Counter mode, the same as for other modes).

(The conditions for this cycle are based on an external 16-bit bus, 0 waits, transfer source/transfer destination addresses both even-numbered values).




Figure 3.5.2 Timing for Micro DMA Cycle (Word transfer)

States 1 to 3: Instruction fetch cycle (gets next address code).

If 3 bytes and more instruction codes are inserted in the instruction queue buffer, this cycle becomes a dummy cycle.

States 4 to 5: Micro DMA read cycles

State 6: Dummy cycle (The address bus remains unchanged from state 5)

States 7 to 8: Micro DMA write cycle

Note 1: If the source address area is an 8-bit bus, it is increased by two states.

If the source address area is a 16-bit bus and the address starts from an odd number, it is increased by two states.

Note 2: If the destination address area is an 8-bit bus, it is increased by two states.

If the destination address area is a 16-bit bus and the address starts from an odd number, it is increased by two states.

(2) Soft start function

In addition to starting the micro DMA function by interrupts, TMP91CP27 includes a micro DMA software start function that starts micro DMA on the generation of the write cycle to the DMAR register.

Writing "1" to each bit of DMAR register causes micro DMA once. At the end of transfer, the corresponding bit of the DMAR register is automatically cleared to "0".

Only one-channel can be set once for micro DMA. (Do not write "1" to plural bits.)


When writing again "1" to the DMAR register, check whether the bit is "0" before writing "1".


When a burst is specified by DMAB register, data is continuously transferred until the value in the micro DMA transfer counter is "0" after start up of the micro DMA.

Symbol	Name	Address	7	6	5	4	3	2	1	0
	DMA							DMA r	equest	
DMAR	software	89H					DMAR3	DMAR2	DMAR1	DMAR0
DIVIAIX	request	0311						R/	W	
	register						0	0	0	0


(3) Transfer control registers

The transfer source address and the transfer destination address are set in the following registers in CPU. An instruction of the form "LDC cr,r" can be used to set these registers.





(4) Detailed description of the transfer mode register: DMAM0 to DMAM3



Note 1: "n" is the corresponding micro DMA channels 0 to 3

DMADn+/DMASn+: Post increment (Increment register value after transfer)

DMADn-/DMASn-: Post decrement (Decrement register value after transfer)

The I/Os in the table mean fixed address and the memory means increment (INC) or decrement (DEC) addresses.

Note 2: Execution time is under the condition of:

16-bit bus width/0 waits.

fc = 16MHz/selected high frequency mode (fc × 1)

Note 3: Do not use an undefined code for the transfer mode register except for the defined codes listed in the above table.

3.5.3 Interrupt Controller Operation

The block diagram in Figure 3.5.3 shows the interrupt circuits. The left-hand side of the diagram shows the interrupt controller circuit. The right-hand side shows the CPU interrupt request signal circuit and the halt release circuit.

For each of the 25 interrupt channels there is an interrupt request flag (Consisting of a flip-flop), an interrupt priority setting register and a micro DMA start vector register. The interrupt request flag latches interrupt requests from the peripherals. The flag is cleared to zero in the following cases:

- When reset occurs
- When the CPU reads the channel vector after accepted its interrupt
- When executing an instruction that clears the interrupt (Program DMA start vector to INTCLR register)
- When the CPU receives a micro DMA request (When micro DMA is set.)
- When the micro DMA burst transfer is terminated

An interrupt priority can be set independently for each interrupt source by writing the priority to the interrupt priority setting register (e.g., INTE0AD or INTE56). 6 interrupt priorities levels (1 to 6) are provided. Setting an interrupt source's priority level to 0 (or 7) disables interrupt requests from that source. The priority of non-maskable interrupts (NMI pin interrupts and watchdog timer interrupts) is fixed at 7. If interrupt request with the same level are generated at the same time, the default priority (The interrupt with the lowest priority or, in other words, the interrupt with the lowest vector value) is used to determine which interrupt request is accepted first.

The 3rd and 7th bits of the interrupt priority setting register indicate the state of the interrupt request flag and thus whether an interrupt request for a given channel has occurred.

The interrupt controller sends the interrupt request with the highest priority among the simultaneous interrupts and its vector address to the CPU. The CPU compares the priority value <IFF2:0> in the status register by the interrupt request signal with the priority value set; if the latter is higher, the interrupt is accepted. Then the CPU sets a value higher than the priority value by 1 (+1) in the CPU SR<IFF2:0>. Interrupt request where the priority value equals or is higher than the set value are accepted simultaneously during the previous interrupt routine.

When interrupt processing is completed (after execution of the RETI instruction), the CPU restores the priority value saved in the stack before the interrupt was generated to the CPU SR<IFF2:0>.

The interrupt controller also has registers (4 channels) used to store the micro DMA start vector. Writing the start vector of the interrupt source for the micro DMA processing (See Table 3.5.1), enables the corresponding interrupt to be processed by micro DMA processing. The values must be set in the micro DMA parameter register (e.g., DMAS and DMAD) prior to the micro DMA processing.




Figure 3.5.3 Block Diagram of Interrupt Controller

(1) Interrupt level setting registers

Symbol	Name	Address	7	6	5	4	3	2	1	0
				INT	AD			IN	INTO IOM2	
INTE0AD	INT0 & INTAD	90h	IADC	IADM2	IADM1	IADM0	IOC	I0M2	I0M1	IOM0
INTEGAD	enable	9011	R		R/W		R		R/W	
			0	0	0	0	0	0	0	0
				IN	T6			IN	T5	
INTE56	INT5 & INT6	93h	I6C	I6M2	I6M1	I6M0	I5C	I5M2	I5M1	I5M0
1141230	enable	3311	R		R/W		R		R/W	
			0	0	0	0	0	0	0	0
			INTTA1 (TMRA1)							
INTETA01	INTTA0 & 95h		ITA1C	ITA1M2	ITA1M1	ITA1M0	ITA0C	ITA0M2	ITA0M1	ITA0M0
INTETAUT	01 INTTA1 enable		R		R/W		R		R/W	
			0	0	0	0	0	0	0	0
				INTTA3	(TMRA3)			INTTA2	(TMRA2)	
INTETA23	INTTA2 & INTTA3	96h	ITA3C	ITA3M2	ITA3M1	ITA3M0	ITA2C	ITA2M2	ITA2M1	ITA2M0
INTETAZS	enable	9011	R		R/W		R		R/W	
			0	0	0	0	0	0	0	0
INTETA45				INTTA5	(TMRA5)			INTTA4	(TMRA4)	
	INTTA4 & INTTA5	97h	ITA5C	ITA5M2	ITA5M1	ITA5M0	ITA4C	ITA4M2	ITA4M1	ITA4M0
	enable 97n		R		R/W		R		R/W	
			0	0	0	0	0	0	0	0
	Interrupt requ	ıest flag ←			<u> </u>				<u> </u>	

	\downarrow					
lxxM2	lxxM1	lxxM0	Function (Write)			
0	0	0	Disable interrupt request			
0	0	1	Setting interrupt priority level to "1".			
0	1	0	Setting interrupt priority level to "2".			
0	1	1	Setting interrupt priority level to "3".			
1	0	0	Setting interrupt priority level to "4".			
1	0	1	Setting interrupt priority level to "5".			
1	1	0	Setting interrupt priority level to "6".			
1	1	1	Disable interrupt request			

Symbol	Name	Address	7	6	5	4	3	2	1	0
				INTTB01	(TMRB0)			INTTB00	(TMRB0)	
INTETB0	Interrupt enable	99H	ITB01C	ITB01M2	ITB01M1	ITB01M0	ITB00C	ITB00M2	ITB00M1	ITB00M0
INTLIBO	TMRB0	3311	R		R/W		R		R/W	
			0	0	0	0	0	0	0	0
	Interrupt						IN ⁻	TTBOF0 (TN	IRB0 over fl	ow)
INTETB01V	enable	9BH					ITF0C	ITF0M2	ITF0M1	ITF0M0
INTERBUTY	TMRB0	эып	R		R/W		R		R/W	
	(over flow)		0	0	0	0	0	0	0	0
				INT	TX0			INT	RX0	
INTES0	Interrupt enable	9CH	ITX0C	ITX0M2	ITX0M1	ITX0M0	IRX0C	IRX0M2	IRX0M1	IRX0M0
INTESU	Serial 0	900	R		R/W		R		R/W	
			0	0	0	0	0	0	0	0
				INT	TX1			INT	RX1	
INITEO4	Interrupt	0011	ITX1C	ITX1M2	ITX1M1	ITX1M0	IRX1C	IRX1M2	IRX1M1	IRX1M0
INTES1	enable serial 1	9DH	R		R/W		R		R/W	•
	oona.		0	0	0	0	0	0	0	0
				INT	RTC			INT	SBI	I
	Interrupt		IRTCC	IRTCM2	IRTCM1	IRTCM0	IS2C	IS2M2	IS2M1	IS2M0
INTES2RTC	ES2RTC enable 9EH SBI/RTC		R		R/W		R		R/W	
	OBIJITO		0	0	0	0	0	0	0	0
	INTTC0		INTTC1				INT	TC0	•	
INITETOOA	**************************************	4.01.1	ITC1C	ITC1M2	ITC1M1	ITC1M0	ITC0C	ITC0M2	ITC0M1	ITC0M0
INTETC01	INTTC1	A0H	R		R/W		R		R/W	
	enable		0	0	0	0	0	0	0	0
	INTTC2			INT	TC3			INT	TC2	
	## &		ITC3C	ITC3M2	ITC3M1	ITC3M0	ITC2C	ITC2M2	ITC2M1	ITC2M0
INTETC23	INTTC3	A1H	R		R/W		R		R/W	
	enable		0	0	0	0	0	0	0	0
			<u> </u>				•			,
					Î				Ţ	
l:	nterrupt requ	iest flag ←	· ·							
	_									
	\downarrow									
lxxM2	lxxM1	lxxM0	F	unction (V	Vrite)					
0	0	0	Disable in	terrupt reque	est					
0	0	1	Setting int	Setting interrupt priority level to "1".						
0	1	0	_	Setting interrupt priority level to "2".						
0	1	1	_	Setting interrupt priority level to "3".						
1	0	0	_	Setting interrupt priority level to "4".						
1	0	1	_	Setting interrupt priority level to "5".						
1	1	0	-		y level to "6"					
1	1	1	Disable in	terrupt reque	est					

(2) External interrupt control

Symbol	Name	Address	7	6	5	4	3	2	1	0
			_	-	-	-	-	10EDGE	IOLE	NMIREE
						V	V			
	Interrupt	8CH	0	0	0	0	0	0	0	0
IIMC	input mode control	(Prohibit RMW)			Write "0".			INT0 edge 0: Rising 1: Falling	INT0 mode 0: Edge 1: Level	1: Operate even on rising/ falling edge of NMI
INT0 level	enable									
0	edge detect	interrupt			,					
1	"H" level into	errupt			•					
NMI rising	g edge enable	е								
0	Interrupt red	quest generat	tion at falling	edge						
1	Interrupt red	quest generat	tion at rising.	/falling						

(3) Interrupt request flag clear register

edge

The interrupt request flag is cleared by writing the appropriate micro DMA start vector, as given in Table 3.5.1, to the register INTCLR.

For example, to clear the interrupt flag INTO, perform the following register operation after execution of the DI instruction.

INTCLR ← 0AH Clears interrupt request flag INT0

Symbol	Name	Address	7	6	5	4	3	2	1	0
					CLRV5	CLRV4	CLRV3	CLRV2	CLRV1	CLRV0
INTCLR	Interrupt clear	88H					V	1		
INTOLK	control	(Prohibit			0	0	0	0	0	0
		RMW)				•	Interrup	t vector	•	·

(4) Micro DMA start vector registers

This register assigns micro DMA processing to which interrupt source. The interrupt source with a micro DMA start vector that matches the vector set in this register is assigned as the micro DMA start source.

When the micro DMA transfer counter value reaches zero, the micro DMA transfer end interrupt corresponding to the channel is sent to the interrupt controller, the micro DMA start vector register is cleared, and the micro DMA start source for the channel is cleared. Therefore, to continue micro DMA processing, set the micro DMA start vector register again during the processing of the micro DMA transfer end interrupt.

If the same vector is set in the micro DMA start vector registers of more than one Accordingly, if the same vector is set in the micro DMA start vector registers of two channels, the interrupt generated in the channel with the lower number is executed until micro DMA transfer is complete. If the micro DMA start vector for this channel is not set again, the next micro DMA is started for the channel with the higher number. (Micro DMA chaining)

Symbol	Name	Address	7	6	5	4	3	2	1	0	
							DMA0 st	art vector			
DMA0V	DMA0 start	80H			DMA0V5	DMA0V4	DMA0V3	DMA0V2	DMA0V1	DMA0V0	
DIVIAUV	vector	оип					R/	W			
					0	0	0	0	0	0	
							DMA1 st	art vector			
DMA1V	DMA1	01⊔			DMA1V5	DMA1V4	DMA1V3	DMA1V2	DMA1V1	DMA1V0	
DIVIATV	1V start 81H vector				R/W						
					0	0	0	0	0	0	
					DMA2 start vector						
DMA2V	DMA2 start	82H			DMA2V5	DMA2V4	DMA2V3	DMA2V2	DMA2V1	DMA2V0	
DIVIAZV	vector	0211					R/	W			
					0	0	0	0	0	0	
							DMA3 st	art vector			
DMA3V	DMA3 start	83H			DMA3V5	DMA3V4	DMA3V3	DMA3V2	DMA3V1	DMA3V0	
DIVIASV	vector						R/	W			
					0	0	0	0	0	0	

(5) Micro DMA burst specification

Specifying the micro DMA burst continues the micro DMA transfer until the transfer counter register reaches zero after micro DMA start. Setting a bit which corresponds to the micro DMA channel of the DMAB registers mentioned below to "1" specifies a burst.

Symbol	Name	Address	7	6	5	4	3	2	1	0
	DMA						DMAR3	DMAR2	DMAR1	DMAR0
DMAR	software	89H					R/W	R/W	R/W	R/W
DIVIAN	request	0911					0	0	0	0
	register							1: DMA softv	ware reques	t
	DMA						DMAB3	DMAB2	DMAB1	DMAB0
DMAD	burst	0.411						R/	W	
DMAB	request	8AH					0	0	0	0
	register						1: 0	MA request	on Burst Mo	ode

(6) Attention point

The instruction execution unit and the bus interface unit of this CPU operate independently. Therefore, immediately before an interrupt is generated, if the CPU fetches an instruction that clears the corresponding interrupt request flag, the CPU may execute the instruction that clears the interrupt request flag (*1) between accepting and reading the interrupt vector. In this case, the CPU reads the default vector 0008H and reads the interrupt vector address FFFF08H.

To avoid the above program, place instructions that clear interrupt request flags after a DI instruction. And in the case of setting an interrupt enable again by EI instruction after the execution of clearing instruction, execute EI instruction after clearing and more than 1 instructions (Example: "NOP" * 1 times). If placed EI instruction without waiting NOP instruction after execution of clearing instruction, interrupt will be enable before request flag is cleared.

In the case of changing the value of the interrupt mask register <IFF2:0> by execution of POP SR instruction, disable an interrupt by DI instruction before execution of POP SR instruction.

In addition, take care as the following 2 circuits are exceptional and demand special attention.

INT0 level mode	In level mode INT0 is not an edge-triggered interrupt. Hence, in level mode the interrupt request flip-flop for INT0 does not function. The peripheral interrupt request passes through the S input of the flip-flop and becomes the Q output. If the interrupt input mode is changed from edge mode to level mode, the interrupt request flag is cleared automatically.
	If the CPU enters the interrupt response sequence as a result of INTO going from 0 to 1, INTO must then be held at 1 until the interrupt response sequence has been completed. If INTO is set to level mode so as to release a halt state, INTO must be held at 1 from the time INTO changes from 0 to 1 until the halt state is released. (Hence, it is necessary to ensure that input noise is not interpreted as a 0, causing INTO to revert to 0 before the halt state has been released.) When the mode changes from level mode to edge mode, interrupt request flags which were set in level mode will not be cleared. Interrupt request flags must be cleared using the following sequence.
	LD (IIMC), 00H; Switches interrupt input mode from level mode to edge mode. LD (INTCLR), 0AH; Clears interrupt request flag
	NOP ; Wait El instruction
INTRX	The interrupt request flip-flop can only be cleared by a reset or by reading the serial channel receive buffer. It cannot be cleared by an instruction.

Note: The following instructions or pin input state changes are equivalent to instructions that clear the interrupt request flag.

INTO: Instructions which switch to Level Mode after an interrupt request has been generated in edge mode.

The pin input change from high to low after interrupt request has been generated

in Level Mode. $(H \rightarrow L)$

INTRX: Instruction which read the receive buffer

3.6 Port Function

The TMP91CP27 features 53 bit settings which relate to the various I/O ports.

As well as general-purpose I/O port functionality, the port pins also have I/O functions which relate to the built-in CPU and internal I/Os. Table 3.6.1 lists the functions of each port pin. Table 3.6.2 to Table 3.6.3 lists I/O registers and their specifications.

Table 3.6.1 Port Function

(R: ↑ = with pull-up resistor)

	T.	ſ		1		(R: ↑ = with pull-up resistor)
Port Names	Pin Names	Number of Pins	Direction	R	Direction Setting Unit	Pin Names for Built-in Functions
Port 0	P00 to P07	8	I/O	-	Bit	AD0 to AD7
Port 1	P10 to P17	8	I/O	_	Bit	AD8 to AD15/A8 to A15
Port 2	P20 to P25	6	I/O	-	Bit	A16 to A21/A0 to A5
Port 3	P30	1	Output	_	Bit	RD
	P31	1	Output	-	Bit	WR
	P32	1	I/O	↑	Bit	HWR
Port 4	P40	1	I/O	↑	Bit	CS0
	P41	1	I/O	↑	Bit	CS1
	P42	1	I/O	↑	Bit	CS2
Port 5	P50 to P53	4	Input	-	(Fixed)	AN0 to AN3, ADTRG (P53)
Port 6	P60	1	I/O	_	Bit	SCK
	P61	1	I/O	_	Bit	SO/SDA
	P62	1	I/O	_	Bit	SI/SCL
	P63	1	I/O	_	Bit	INT0
Port 7	P70	1	I/O	-	Bit	TAOIN
	P71	1	I/O	_	Bit	TA1OUT
	P72	1	I/O	_	Bit	TA3OUT
	P73	1	I/O	_	Bit	TA4IN
	P74	1	I/O	_	Bit	TA5OUT
Port 8	P80	1	I/O	_	Bit	TB0IN0/INT5
	P81	1	I/O	_	Bit	TB0IN1/INT6
	P82	1	I/O	_	Bit	TB0OUT0
	P83	1	I/O	-	Bit	TB0OUT1
Port 9	P90	1	I/O	_	Bit	TXD0
	P91	1	I/O	_	Bit	RXD0
	P92	1	I/O	_	Bit	SCLK0/CTS0
	P93	1	I/O	_	Bit	TXD1
	P94	1	I/O	-	Bit	RXD1
	P95	1	I/O	-	Bit	SCLK1/CTS1
	P96	1	I/O	-	Bit	XT1
	P97	1	I/O	_	Bit	XT2

Table 3.6.2 I/O Port Setting List (1/2)

Dowto	Din Names	Charifications	` 	ster Settin	g Values
Ports	Pin Names	Specifications	Pn	PnCR	PnFC
Port 0	P00 to P07	Input port	×	0	
		Output port	×	1	None
		AD0 to AD7 bus	×	×	
Port 1	P10 to P17	Input port	×	0	0
		Output port	×	1	0
		AD8 to AD15 bus	×	0	1
		A8 to A15	×	1	1
Port 2	P20 to P25	Input port	×	0	0
		Output port	×	1	0
		A0 to A5 output	×	0	1
		A16 to A21 output	×	1	1
Port 3	P30	Output port	×		0
		RD output only when accessing an external area	1	None	1
		Always RD output	0		1
	P31	Output port	×		0
		WR output only when accessing an external area	×	None	1
	P32	Input port (without pull up)	0	0	0
		Input port (with pull up)	1	0	0
		Output port	×	1	0
		HWR output	×	1	1
Port 4	P40 to P42	Input port (without pull up)	0	0	0
		Input port (with pull up)	1	0	0
		Output port	×	1	0
	P40	CS0 output	×	1	1
	P41	CS1 output	×	1	1
	P42	CS2 output	×	1	1
Port 5	P50 to P53	Input port	×		
		AN0 to AN3 input (Note 1)	×	No	ne
	P53	ADTRG input (Note 2)	×		
Port 6	P60 to P63	Input port	×	0	0
		Output port	×	1	0
	P60	SCK input	×	0	0
		SCK output	×	1	1
	P61	SDA input	×	0	0
		SDA output (Note 3)	×	1	1
		SO output	×	1	1
	P62	SI input	×	0	0
		SCL input	×	0	0
		SCL output (Note 3)	×	1	1
	P63	INT0 input	×	0	1

X: Don't care

Note 1: If use P50 to P53 as input channels of AD converter, channel selection set by using ADMODE1<ADCH2:0>.

Note 2: If use P53 as ADTRG input, enabling external trigger is set by using ADMODE1<ADTRGE>.

Note 3: If use P61 as open-drain output in SDA output and P62 as open-drain output in SCL output, please set ODE<ODE62:61>.

Table 3.6.3 I/O Port Setting List (2/2)

Porto	Pin Names	Considerations	I/O Register Setting Values				
Ports	Pin Names	Specifications	Pn	PnCR	PnFC		
Port 7	P70 to P74	Input port x		0	0		
		Output port	×	1	0		
	P70	TA0IN input	×	0	None		
	P71	TA1OUT output	×	1	1		
	P72	TA3OUT output	×	1	1		
	P73	TA4IN input	×	0	None		
	P74	TA5OUT output	×	1	1		
Port 8	P80 to P83	Input port	× 0 × 1 × 0				
		Output port	×	1	0		
	P80	TB0IN0, INT5 input	×	0	1		
	P81	TB0IN1, INT6 input	×	0	1		
	P82	TB0OUT0 output	×	1	1		
	P83	TB0OUT1 output	×	1	1		
Port 9	P90 to P95	Input port	×	0	0		
		Output port	×	1	0		
	P90	TXD0 output	×	1	1		
	P91	RXD0 input	×	0	None		
	P92	SCLK0 input		0	0		
		SCLK0 output	×	1	1		
P93		CTS0 input	×	0	0		
		TXD1 output	×	1	1		
	P94	RXD1 input	×	0	None		
P95		SCLK1 input	×	0	0		
		SCLK1 output	×	1	1		
		CTS1 input	×	0	0		
	P96 to P97	Input port	× 0				
		×	1	None			
		XT1 to XT2 (Note 5)	×	0			

X: Don't care

Note 4: If use P96 to P97 as output port, it be set open-drain buffer.

Note 5: If use P96 to P97 as XT1 to XT2, enabling oscillation and so on are set by using SYSCR0 register.

By resetting, these port pin become general-purpose input port.

And it become input port except P96/XT1 and P97/XT2 that input pin of input and output is programmable.

When use port pin to internal function, need setting by program.

3.6.1 Port 0 (P00 to P07)

Port 0 is an 8-bit general-purpose I/O port. Each bit can be set individually for input or output using the control register PoCR. Resetting, reset all bits of the control register PoCR to "0" and sets port 0 to input mode.

In addition to functioning as a general-purpose I/O port, port 0 can also function as address data bus (AD0 to AD7).

When access external memory, port 0 function as address data bus (AD0 to AD7) and P0CR be cleared to "0".




Figure 3.6.1 Port 0

3.6.2 Port 1 (P10 to P17)

Port 1 is an 8-bit general-purpose I/O port. Each bit can be set individually for input or output using the control register P1CR and function register P1FC. Resetting reset all bits of output latch P1, the control register P1CR and function register P1FC to "0" and sets port 1 to input mode.

In addition to functioning as a general-purpose I/O port, port 1 can also function as address data bus (AD8 to AD15) and address bus (A8 to A15).





Figure 3.6.2 Port 1



Note: <P1XF>/<P1XC> is bit X of each register P1FC/P1CR.

Figure 3.6.3 Register for Ports 0 and 1

3.6.3 Port 2 (P20 to P25)

Port 2 is an 6-bit general-purpose I/O port. Each bit can be set individually for input or output using the control register P2CR and function register P2FC. Resetting, set all bits of output latch P2 to "1", and reset the control register P2CR and function register P2FC to "0" and sets port 2 to input mode.

In addition to functioning as a general-purpose I/O port, port 2 can also function as address bus (A0 to A5) and address bus (A16 to A21).




Figure 3.6.4 Port 2

				Port	2 Registe	er				
		7	6	5	4	3	2	1	0	
P2	Bit symbol			P25	P24	P23	P22	P21	P20	
(0006H)	Read/Write			R/W						
	After reset			Data from external port (Output latch register is set to "1".)						
				Port 2 C	ontrol Re	gister				
		7	6	5	4	3	2	1	0	
P2CR	Bit symbol	/		P25C	P24C	P23C	P22C	P21C	P20C	
(H8000)	Read/Write	/		W						
	After reset			0	0	0	0	0	0	
	Function				<<	Refer to colu	ımn of P2	FC>>		
				Port 2 Fu	unction Re	egister				
P2FC		7	6	5	4	3	2	1	0	
	Bit symbol			P25F	P24F	P23F	P22F	P21F	P20F	
(0009H)	Read/Write	/		W						
	After reset			0	0	0	0	0	0	
	Function			P2FC/P	P2FC/P2CR = 00: Input, 01: Output, 10: A5 to A0, 11: A21 to A16					
Note: Read-modify-write instructions are prohibited for registers P2CR and P2FC. Port 2 function setting										
						P2FC <p2xf> 0 1</p2xf>				
						0		Input Port	Address bus (A5 to A0)	

Note: <P2XF>/<P2XC> is bit X of each register P2FC/P2CR.

When set to address bus A21 to A16, set P2FC after set
P2CR.

Output Port

Address bus

(A21 to A16)

Figure 3.6.5 Register for Port 2

3.6.4 Port 3 (P30 to P32)

Port 3 is a 3-bit general-purpose I/O port (however P30 and P31 is only output port). Each bit can be set individually for input or output using the control register P3CR and function register P3FC. Resetting, all bits of output latch P3 is set to "1", and the control register P3CR (Bit0 and bit1 don't using) and function register P3FC are reset to "0". And P30 and P31 of port 3 output "High", and sets P32 to input mode with pull-up resister.

In addition to functioning as a general purpose I/O port, port 3 can also function as the output for the CPU's control/status signal.

Case of P30 is defined as \overline{RD} signal output mode (Case of <P30F> = "1"), when the output latch register <P30> clearing to "0", outputs the \overline{RD} strobe (used for the pseudo static RAM) of the \overline{RD} pin even when the internal addressed.

If the <P30 > remains "1", the \overline{RD} strobe signal is output only when the external address area is accessed.




Figure 3.6.6 Port 3 (P30)





Figure 3.6.7 Port 3 (P31 and P32)



- Note 1: Read-modify-write instrustions are prohibited for registers P3CR and P3FC.
- Note 2: When port 3 is used in Input mode, the P3 register controls the internal pull-up resistor. Read-modify-write instruction is prohibited in Input mode or I/O mode. Setting the internal pull-up resistor may be depend on the states of the input pin.
- Note 3: Output latch register is set to "1", and pull-up resistor is connected.

Figure 3.6.8 Register for Port 3

3.6.5 Port 4 (P40 to P42)

Port 4 is a 3-bit general-purpose I/O port. Each bit can be set individually for input or output using the control register P4CR and function register P4FC. Resetting, set P40 to P42 of output register to "1", the control register P4CR and function register P4FC reset to "0" and sets port 4 to input mode with pull-up resistor.

In addition to functioning as a general-purpose I/O port, port 4 can also function as chip select output signal ($\overline{\text{CS0}}$ to $\overline{\text{CS2}}$).





Figure 3.6.9 Port4



- Note 1: Read-modify-write instructions are prohibited for registers, P4CR and P4FC.
- Note 2: When port 4 is used in Input mode, the P4 register controls the internal pull-up resistor. Read-modify-write instruction is prohibited in Input mode or I/O mode. Setting the internal pull-up resistor may be depend on the states of the input pin.
- Note 3: When output chip select signal (\overline{CSO} to \overline{CSO}), set bit of control register (P4CR) to "1" after set bit of function register (P4FC) to "1".
- Note 4: Output latch register is set to "1", and pull-up resistor is connected.

Figure 3.6.10 Register for Port 4

3.6.6 Port 5 (P50 to P53)

Port 5 is a 4-bit input port and can also be used as the analog input pin for the AD converter. P53 can also be used as AD trigger input pin for AD converter.




Figure 3.6.11 Port 5

	Port 5 Register									
P5 (000DH)		7	6	5	4	3	2	1	0	
	Bit symbol					P53	P52	P51	P50	
	Read/Write					R				
	After reset					Data from external port				

Figure 3.6.12 Register for Port 5

Note: The input channel selection of AD converter and the permission of AD trigger input of P53 set by AD converter mode register ADMOD1.

3.6.7 Port 6 (P60 to P63)

Port 60 to P63 are 4-bit general-purpose I/O ports. Resetting, set to input port. All bits of output latch register P6 are set to "1".

In addition to functioning as a I/O port, port 6 can also function as input or output function of serial bus interface. This function enable each function by writing "1" to applicable bit of Port 6 function register P6FC.

Resetting, P6CR and P6FC reset to "0", all bit set input port.

(1) Port 60 (SCK)

In addition to functioning as an I/O port, port 60 can also function as clock SCK I/O port in SIO mode of serial bus interface.




Figure 3.6.13 Port 60

(2) Port 61 (SO/SDA)

In addition to functioning as an I/O port, port 61 can also function as data SDA I/O port in I^2C mode or data SO output pin in SIO mode of serial bus interface.




Figure 3.6.14 Port 61

(3) Port 62 (SI/SCL)

In addition to functioning as an I/O port, port 62 can also function as data receiving pin in SIO mode or clock SCL I/O pin in I^2C bus mode of serial bus interface.




Figure 3.6.15 Port 62

(4) Port 63 (INT0)

In addition to functioning as an I/O port, port 63 can also function as INT0 input pin of external interrupt.





Figure 3.6.16 Port 63



Note: Read-modify-write instructions are prohibited for registers P6CR and P6FC.

Figure 3.6.17 Register for Port 6

3.6.8 Port 7 (P70 to P74)

Port 7 is a 5-bit general-purpose I/O port. Resetting, set to input port.

In addition to functioning as a I/O port, port 70 and 73 can also function as clock input pin TA0IN, TA4IN of 8-bit timer 0, 4 and port 71, 72, 74 can also function 8-bit timer output pin TA1OUT, TA3OUT, TA5OUT. This timer output function enable each function by writing "1" to applicable bit of Port 7 function register P7FC.

Resetting, P7CR and P7FC reset to "0", all bit set input port.






Figure 3.6.18 Port 7





Note 1: Read-Modify-Write instructions are prohibited for the registers P7CR and P7FC.

Note 2: P70/TA0IN and P73/TA4IN pin does not have a register changing Port/Function.

For example, when it is used as an input port, the input signal is inputted to 8-bit timer.

Figure 3.6.19 Register for Port 7

P7FC<P72F>

P7CR<P72C>

P7FC<P74F> P7CR<P74C>

P74 timer out 5 output setting

1

3.6.9 Port 8 (P80 to P83)

Port 8 is a 4-bit general-purpose I/O port. Resetting, set to input port. All bits of output latch register P8 are set to "1".

In addition to functioning as a I/O port, port 8 can also function as clock input of 16-bit timer, output of 16-bit timer F/F and input function of INT5 to INT6. This function enable each function by writing "1" to applicable bit of port 8 function register P8FC.

Resetting, P8CR and P8FC reset to "0", all bits set input port.

(1) P80 to P83





Figure 3.6.20 Port 8 (P80 to P83)



Note: Read-modify-write instructions are prohibited for registers P8CR and P8FC.

Figure 3.6.21 Register for Port 8

3.6.10 Port 9 (P90 to P97)

Ports 90 to 95

Ports 90 to 95 are a 6-bit general-purpose I/O port. Resetting, set to input port. All bits of output latch register are set to "1".

In addition to functioning as a I/O port, port 90 to 95 can also function as I/O of SIO0, SIO1. This function enable each function by writing "1" to applicable bit of port 9 function register P9FC.

Resetting, P9CR and P9FC reset to "0", all bits set input port.

Ports 96 to 97

Ports 96 to 97 are a 2-bit general-purpose I/O port. Case of output port, this is open drain output. Resetting, output latch register and control register set to "1", and set to "High-Z" (High impedance).

In addition to functioning as a I/O port, ports 96 to 97 can also function as low-frequency oscilator connection pin (XT1 and XT2) during using low speed clock function. Therefore, dual clock function can use by setting of system clock control registers SYSCR0 and SYSCR1.

(1) Ports 90 and 93 (TXD0 and TXD1)

In addition to functioning as a I/O port, Ports 90 and 93 can also function as TXD output pin of serial channel.

And P90 and P93 have a programmable open-drain function which can be controlled by the ODE<0DE90, 93> register.




Figure 3.6.22 Ports 90 and 93

(2) Ports 91 and 94 (RXD0 and RXD1)

In addition to functioning as a I/O port, ports 91 and 94 can also function as RXD input pin of serial channel.




Figure 3.6.23 Ports 91 and 94

(3) Ports 92 and 95 (CTSO/SCLKO, CTS1/SCLK1)

In addition to functioning as a I/O port, ports 92 and 95 can also function as $\overline{\text{CTS}}$ input pin or SCLK I/O pin of serial channel.




Figure 3.6.24 Port 92, 95

(4) Ports 96 (XT1) and 97 (XT2)

In addition to functioning as a I/O port, ports 96 and 97 can also function as low frequency oscillator connection pins.




Figure 3.6.25 Ports 96 and 97

Port 9 Registers

P9 (0019H)

	7	6	5	4	3	2	1	0				
Bit symbol	P97	P96	P95	P94	P93	P92	P91	P90				
Read/Write		R/W										
After reset	1	1	Data from external port									
				(Output latch register is set to "1".)								

Port 9 Control Register

P9CR (001CH)

					0			
	7	6	5	4	3	2	1	0
Bit symbol	P97C	P96C	P95C	P94C	P93C	P92C	P91C	P90C
Read/Write				V	V			
After reset	1	1	0	0	0	0	0	0
,				0: Input	1: Output			
				•				
				Ī				

 Port9 I/O setting


 0
 Input

 1
 Output

Note: Ports 96 and 97 are open-drain output pins.

Port 9 Function Register

P9FC (001DH)



- Note 1: Read-modify-write instructions are prohibited for the registers P9CR and P9FC.
- Note 2: When set TXD pin to open-drain output, write "1" to bit0 of ODE register (for TXD0 pin), or bit1 (for TXD1 pin). P91/RXD0 and P94/RXD1 pin does not have a register changing Port/Function.

For example, when it is also used as an input port, the input signal is inputted to SIO as serial receiving data.

Note 3: Low frequency oscillation circuit

To connect a low frequency resonator to ports 96 and 97, it is necessary to set a following procedure to reduce the consumption power supply.

(Case of resonator connection)

P9CR<P96C, P97C> = "11", P9<P96:97> = "00"

(Case of oscillator connection)

P9CR<P96C, P97C> = "11", P9<P96:97> = "10"

Figure 3.6.26 Register for Port 9

3.7 Chip select/Wait Controller

On the TM91CP27, four user-specifiable address areas (CS0 to CS3) can be set. The data bus width and the number of waits can be set independently for each address area (CS0 to CS3 and others).

The pins $\overline{\text{CS0}}$ to $\overline{\text{CS2}}$ (which can also function as port pins P40 to P42) are the respective output pins for the CS0 to CS2 areas. When the CPU specifies an address in one of these areas, the corresponding CS0 to CS2 pin outputs the chip select signal for the specified address area (in ROM or SRAM). However, in order for the chip select signal to be output, the port 4 control register P4CR and function register P4FC must be set.

The areas CS0 to CS3 are defined by the values in the memory start address registers MSAR0 to MSAR3 and the memory address mask registers MAMR0 to MAMR3.

The chip select/wait control registers B0CS to B3CS and BEXCS should be used to specify the master enable status, the data bus width and the number of waits for each address area.

3.7.1 Specifying an Address Area

The CS0 to CS3 address areas are specified using the start address registers (MSAR0 to MSAR3) and memory address mask registers (MAMR0 to MAMR3).

At each bus cycle, a compare operation is performed to determine if the address on the specified a location in the CS0 to CS3 area. If the result of the comparison is a match, this indicates an access to the corresponding CS area. In this case, the $\overline{\text{CS0}}$ to $\overline{\text{CS2}}$ pin outputs the chip select signal and the bus cycle operates in accordance with the settings in chip select/wait control register B0CS to B3CS. (See section 3.7.2, "Chip Select/Wait Control Registers".)

(1) Memory start address registers

Figure 3.7.1 shows the memory start address registers. The memory start address registers MSAR0 to MSAR3 set the start addresses for the CS0 to CS3 areas. Set the upper 8 bits (A23 to A16) of the start address in <S23:S16>. The lower 16 bits of the start address (A15 to A0) are permanently set to 0. Accordingly, the start address can only be set in 64-Kbyte increments, starting from 000000H. shows the relationship between the start address and the start address register value.




Figure 3.7.1 Memory Start Address Register




Figure 3.7.2 Start Address and Start Address Register Value

(2) Memory address mask registers

Figure 3.7.3 shows the memory address mask registers. Memory address mask registers MAMR0 to MAMR3 are used to set the size of the CS0 to CS3 areas by specifying a mask for each bit of the start address set in memory start address registers MSAR0 to MSAR3. The compare operation used to determine if an address is in the CS0 to CS3 areas is only performed for bus address bits corresponding to bits set to "0" in these registers. Also, the address bits that can be masked by MAMR0 to MAMR3 differ between CS0 to CS3 areas. Accordingly, the size that can be each area is different.

Memory Address Mask Register (CS0 Area)

MAMR0 (00C9H)

	7	6	5	4	3	2	1	0			
Bit symbol	V20	V19	V18	V17	V16	V15	V14 to 9	V8			
Read/Write		RW									
After reset	1	1	1	1	1 1 1 1 1						
Function	Sets area size of CS0. 0: Used for address compare										

Range of possible settings for CS0 area size: 256 bytes to 2 Mbytes

Memory Address Mask Register (CS1 Area)

MAMR1 (00CBH)

	7	6	5	4	3	2	1	0				
Bit symbol	V21	V20	V19	V18	V17	V16	V15 to 9	V8				
Read/Write		R/W										
After reset	1	1 1 1 1 1 1 1										
Function		Sets area size of CS1. 0: Used for address compare										

Range of possible settings for CS1 area size: 256 bytes to 4 Mbytes.

Memory Address Mask Register (CS2 and CS3 Area)

MAMR2 /MAMR3 (00CDH) (00CFH)

	7	6	5	4	3	2	1	0				
Bit symbol	V22	V21	V20	V19	V18	V17	V16	V15				
Read/Write		R/W										
After reset	1	1 1 1 1 1 1 1										
Function		Sets area size of CS2 and CS3. 0: Used for address compare										

Range of possible settings for CS2 and CS3 area sizes: 32 Kbytes to 8 Mbytes.

Figure 3.7.3 Memory Address Mask Register

(3) Setting memory start address and address area

Figure 3.7.4 show an example of specifying a 64-Kbyte address area starting from 010000H using the CS0 areas.

Set "01H" in memory start address registers MSAR0<S23:16> (Corresponding to the upper 8 bits of the start address). Next, calculate the difference between the start address and the anticipated end address (01FFFFH). Bits 20 to 8 of the result correspond to the mask value to be set for the CS0 area. Setting this value in memory address mask register MAMR0<V20:8> sets the area size. This example sets "07H" in MAMR0 to specify a 64-Kbyte area.




Figure 3.7.4 Example Showing How to Set the CS0 Area

After a reset, MSAR0 to MSAR3 and MAMR0 to MAMR3 are set to "FFH". B0CS<B0E>, B1CS<B1E> and B3CS<B3E> are reset to "0". Therefore this is disabling the CS0, CS1 and CS3 areas. However, set as B2CS<B2M> to "0" and B2CS<B2E> to "1", CS2 is enabled from 002000H to FF3FFFH in TMP91CP27. Also, the bus width and number of waits specified in BEXCS are used for accessing addresses outside the specified CS0 to CS3 area. (See section 3.7.2, "Chip Select/Wait Control Registers".)


(4) Address area size specification

Table 3.7.1 shows the relationship between CS area and area size. " Δ " indicates areas that cannot be set by memory start address register and address mask register combinations. When setting an area size using a combination indicated by " Δ ", set the start address in the desired steps starting from 000000H.

If the CS2 area is set to 16 Mbytes or if two or more areas overlap, the smaller CS area number has the higher priority.

Example: To set the area size for CS0 to 128 Kbytes:

a. Valid start addresses



b. Invalid start addresses

000000H	\mathcal{L}	64 Kbytes)	
010000H	Ź	128 Kbytes	}	This is not an integer multiple of the desired area size setting. Hence, none of these
030000H	5	128 Kbytes		addresses can be set as the start address.
050000H		,	J	

Table 3.7.1 Valid Area Sizes for Each CS Area

Size (Byte) CS Area	256	512	32 K	64 K	128 K	256 K	512 K	1 M	2 M	4 M	8 M
CS0	0	0	0	0	Δ	Δ	Δ	Δ	Δ		
CS1	0	0		0	Δ	Δ	Δ	Δ	Δ	Δ	
CS2			0	0	Δ	Δ	Δ	Δ	Δ	Δ	Δ
CS3			0	0	Δ	Δ	Δ	Δ	Δ	Δ	Δ

Note: Δ indicates areas that cannot be set by memory start address register and memory address mask register combinations.

3.7.2 Chip Select/Wait Control Registers

Figure 3.7.5 lists the chip select/wait control registers.

The master enable/disable, chip select output waveform, data bus width and number of wait states for each address area (CS0 to CS3 and others) are set in their respective chip select/wait control registers, B0CS to B3CS and BEXCS.

Chip Select/Wait Control Register

				p						
		7	6	5	4	3	2	1	0	
B0CS	Bit symbol	B0E		B0OM1	B0OM0	B0BUS	B0W2	B0W1	B0W0	
(00C0H)	Read/Write	W				١	٧	l		
	After reset	0		0	0	0	0	0	0	
	Function	0: Disable		Chip select	output	Data bus	Number of v	waits	L	
		1: Enable		waveform s	•	width	000: 2 waits	100: Re	served	
		1. Lilabic		00: For ROM	/SRAM	0: 16 bits	001: 1 wait	101: 3 w		
				01: Don't care	Э	1: 8 bits	010: (1 + N) v	vaits 110: 4 w	/aits	
				10: Don't care			011: 0 waits	111: 8 w	/aits	
				11: Don't care	9					
B1CS	Bit symbol	B1E		B1OM1	B1OM0	B1BUS	B1W2	B1W1	B1W0	
(00C1H)	Read/Write	W				\	٧			
	After reset	0		0	0 0		0	0	0	
	Function	0: Disable		Chip select	output	Data bus	Number of v	waits		
		1: Enable		waveform s	election	width	000: 2 waits	100: Re	served	
				00: For ROM	/SRAM	0: 16 bits	001: 1 wait	101: 3 w	/aits	
				01: Don't care		1: 8 bits	, ,	vaits 110: 4 w		
				10: Don't care			011: 0 waits	111: 8 w	/aits	
				11: Don't care						
B2CS	Bit symbol	B2E	B2M	B2OM1	B2OM0	B2BUS	B2W2	B2W1	B2W0	
(00C2H)	Read/Write		_			N				
:	After reset	1	0	0	0	0	0	0	0	
	Function	0: Disable	CS2 area	Chip select	•	Data bus	Number of v			
		1: Enable	selection	waveform s		width	000: 2 waits	100: Re		
			0: 16-Mbyte	00: For ROM		0: 16 bits	001: 1 wait	101: 3 w		
			area	01: Don't care 10: Don't care		1: 8 bits	010: (1 + N) v 011: 0 waits	vaits 110: 4 w 111: 8 w		
			1: CS area	11: Don't care			011. 0 waits	111. O W	/allS	
B3CS	Bit symbol	B3E		B3OM1	B3OM0	B3BUS	B3W2	B3W1	B3W0	
(00C3H)	Read/Write	W		BOOWIT	DOOMO	l .	V D3VVZ	BOVVI	BSWO	
(0000)		0		0	0	T 0	0	0	0	
	After reset			-			_	_	U	
	Function	0: Disable		Chip select	•	Data bus	Number of v			
		1: Enable		waveform s 00: For ROM		width	000: 2 waits 001: 1 wait	100: Re: 101: 3 w		
				01: Don't care		0: 16 bits		vaits 110: 4 w		
				10: Don't care		1: 8 bits	011: 0 waits	111: 8 w		
				11: Don't care	e					
BEXCS	Bit symbol					BEXBUS	BEXW2	BEXW1	BEXW0	
(00C7H)	Read/Write						V	٧		
	After reset					0	0	0	0	
	Function					Data bus	Number of \	Waits	L	
						width	000: 2 waits	100: Re	served	
						0: 16 bits	001: 1 wait	101: 3 w	/aits	
						1: 8 bits	010: (1 + N) v	vaits 110: 4 w	/aits	
						6 5.16	011: 0 waits			
•	Master enable	hit J						•		
Γ				Chip select ou	r tput waveform	,	N 11.	↓		
ļ	0 Disable C		,	selection	,	,	Number of address area waits (See section 3.7.2, "(3) Wait Control.")			
	1 Enable C	S area		00 For RO	M/SRAM	Data bus width selection 0 16-bit data bus				
	CS2 area = 1	ootion -		01 Don't ca	are					
Γ	CS2 area sel			10 Don't ca	are		+++-			
-	0 16-Mbyte			11 Don't ca	are	1 8-bit data bus				
	1 Specified	address area	a I L	- 1		_				

Note: Read-modify-write instructions are prohibited for registers B0CS, B1CS, B2CS, B3CS and BEXCS.

Figure 3.7.5 Chip Select/Wait Control Register

(1) Master enable bits

Bit7 (<B0E>, <B1E>, <B2E> or <B3E>) of a chip select/wait control register is the master bit that is used to enable or disable settings for the corresponding address area. Writing "1" to this bit enables the settings. Reset disables (Sets to "0") <B0E>, <B1E> and <B3E>, and enables (sets to "1") <B2E>. This enables area CS2 only.

(2) Data bus width selection

Bit3 (<B0BUS>, <B1BUS>, <B2BUS>, <B3BUS> or <BEXBUS>) of a chip select/wait control register specifies the width of the data bus. This bit should be set to "0" when memory is to be accessed using a 16-bit data bus and to "1" when an 8-bit data bus is to be used.

This process of changing the data bus width according to the address being accessed is known as "dynamic bus sizing". For details of this bus operation see Table 3.7.2.

CPU Data Operand Data **Operand Start** Memory Data **CPU Address** Bus Width Address Bus Width D15 to D8 D7 to D0 8 bits 2n + 08 bits 2n + 0xxxx b7 to b0 (Even number) 16 bits 2n + 0b7 to b0 XXXXX 2n + 18 bits 2n + 1XXXXX b7 to b0 (Odd number) 16 bits b7 to b0 2n + 1XXXXX 16 bits 2n + 0 8 bits b7 to b0 2n + 0XXXXX (Even number) b15 to b8 2n + 1xxxxx 16 bits 2n + 0b15 to b8 b7 to b0 2n + 18 bits 2n + 1xxxxx b7 to b0 (Odd number) 2n + 2b15 to b8 XXXXX 16 bits 2n + 1 b7 to b0 XXXXX 2n + 2XXXXX b15 to b8 32 bits 2n + 08 bits 2n + 0XXXXX b7 to b0 (Even number) 2n + 1XXXXX b15 to b8 2n + 2b23 to b16 XXXXX 2n + 3XXXXX b31 to b24 16 bits 2n + 0 b7 to b0 b15 to b8 2n + 2b31 to b24 b23 to b16 2n + 18 bits b7 to b0 2n + 1XXXXX (Odd number) 2n + 2 b15 to b8 XXXXX 2n + 3b23 to b16 XXXXX b31 to b24 2n + 4XXXXX 16 bits 2n + 1b7 to b0 XXXXX 2n + 2b23 to b16 b15 to b8 2n + 4XXXXX b31 to b24

Table 3.7.2 Dynamic Bus Sizing

Note: "xxxxx" indicates that the input data from these bits are ignored during a read. During a write, indicates that the bus for these bits goes too high impedance; also, that the write strobe signal for the bus remains inactive.

(3) Wait control

Bits 0 to 2 (<B0W0:2>, <B1W0:2>, <B2W0:2>, <B3W0:2>, <BEXW0:2>) of a chip select/wait control register specify the number of waits that are to be inserted when the corresponding memory area is accessed.

The following types of wait operation can be specified using these bits. Bit settings other than those listed in the table should not be made.

Number of <BxW2:0> Wait Operation Waits 000 2 Inserts a wait of 2 states. 001 1 Inserts a wait of 1 state. 010 (1 + N)Same operation with 1 wait because of nothing WAIT pin. 011 Ends the bus cycle without a wait. 100 Reserved Invalid setting 101 3 Inserts a wait of 3 states. 110 4 Inserts a wait of 4 states. 111 Inserts a wait of 8 states 8

Table 3.7.3 Wait Operation Setting

Note: A Reset sets these bits to "000" (2 waits).

(4) Bus width and wait control for an area other than CS0 to CS3

The chip select/wait control register BEXCS controls the bus width and number of waits when memory locations that are not in one of the four user-specified address areas (CS0 to CS3) are accessed. The BEXCS register settings are always enabled for areas other than CS0 to CS3.

(5) Selecting 16-Mbyte area/specified address area

Setting B2CS<B2M> (Bit6 of the chip select/wait control register for CS2) to "0" designates the 16-Mbyte areas 002000H to FF3FFFH as the CS2 area. Setting B2CS<B2M> to "1" designates the address area specified by the start address register MSAR2 and the address mask register MAMR2 as CS2 (e.g., if B2CS<B2M> = 1, CS2 is specified in the same manner as CS0, CS1 and CS3 are).

A Reset clears this bit to "0", specifying CS2 as a 16-Mbytes address area.

(6) Procedure for setting chip select/wait control

When using the chip select/wait control function, set the registers in the following order:

- a. Set the Memory Start Address Registers MSAR0 to MSAR3. Set the start addresses for CS0 to CS3.
- b. Set the Memory Address Mask Registers MAMR0 to MAMR3. Set the sizes of CS0 to CS3.
- c. Set the chip select/wait control registers B0CS to B3CS.
 Set the chip select output waveform, data bus width, number of waits and master enable/disable status for CS0 to CS3 areas.

The $\overline{\text{CS0}}$ to $\overline{\text{CS2}}$ pins can also function as pins P40 to P42. To output a chip select signal using one of these pins, set the corresponding bit in the port 4 function register P4FC and port 4 control register P4CR to "1".

If a CS0 to CS3 address is specified which is actually an internal I/O, RAM and ROM area address, the CPU accesses the internal address area and no chip select signal is output on any of the $\overline{\text{CS0}}$ to $\overline{\text{CS2}}$ pins.

Example:

In this example CS0 is set to be the 64-Kbyte area 010000H to 01FFFFH. The bus width is set to 16 bits and the number of waits is cleared to 0.

MSAR0 = 01H Start address: 010000H

MAMR0 = 07H Address area: 64 Kbytes

BOCS = 83H ROM/SRAM, 16-bit data bus, zero waits, CS0 area settings enabled

3.7.3 Connecting External Memory

Figure 3.7.6 shows an example of how to connect external memory to the TMP91CP27. In this example the ROM is connected using a 16-bit bus. The RAM and I/O are connected using an 8-bit bus.




Figure 3.7.6 Example of External Memory Connection

(ROM uses 16-bit bus, RAM and I/O uses 8-bit bus)

A reset clears all bits of the port 4 control register P4CR and the port 4 function register P4FC to "0" and disables output of the CS signal. To output the CS signal, the appropriate bit must be set P4CR to "1" after set P4FC to "1".

3.8 8-Bit Timers (TMRA)

The TMP91CP27 features 6 channels (TMRA0 to TMRA5) built-in 8-bit timers.

These timers are paired into 3 modules: TMRA01, TMRA23 and TMRA45. Each module consists of 2 channels and can operate in any of the following 4 operating modes.

- 8-bit interval timer mode
- 16-bit interval timer mode
- 8-bit programmable square wave pulse generation output mode (PPG: Variable duty cycle with variable period)
- 8-bit pulse width modulation output mode (PWM: Variable duty cycle with constant period)

Figure 3.8.1 to Figure 3.8.3 show block diagrams for TMRA01, TMRA23 and TMRA45.

Each channel consists of an 8-bit up counter, an 8-bit comparator and an 8-bit timer register. In addition, a timer flip-flop and a prescaler are provided for each pair of channels.

The operation mode and timer flip-flops are controlled by 5 bytes registers (SFRs: Special function registers).

Each of the three modules (TMRA01, TMRA23 and TMRA45) can be operated independently. All modules operate in the same manner; hence only the operation of TMRA01 is explained here

Module TMRA01 TMRA23 TMRA45 Specification **TA0IN** TA4IN Input pin for external None (Shared with P70) (Shared with P73) External clock pins TA1OUT TA5OUT Output pin for timer **TA3OUT** flip-flop (Shared with P71) (Shared with P72) (Shared with P74) TA01RUN (0100H) TA23RUN (0108H) TA45RUN (0110H) Timer RUN register TA0REG (0102H) TA2REG (010AH) TA4REG (0112H) SFR Timer register TA5REG (0113H) TA1REG (0103H) TA3REG (010BH) name Timer mode register TA01MOD (0104H) TA23MOD (010CH) TA45MOD (0114H) (Address) Timer flop-flop TA1FFCR (0105H) TA3FFCR (010DH) TA5FFCR (0115H) control register

Table 3.8.1 Registers and Pins for Each Module

3.8.1 Block Diagram




Figure 3.8.1 Block Diagram of TMRA01




Figure 3.8.2 Block Diagram of TMRA23




Figure 3.8.3 Block Diagram of TMRA45

3.8.2 Operation of Each Circuit

(1) Prescalers

A 9-bit prescaler generates the input clock to TMRA01.

The $\phi T0$ as the input clock to prescaler is a clock divided by 4, which selected using the prescaler clock selection register SYSCR0<PRCK1:0>.

The prescaler's operation can be controlled using TA01RUN<TA0PRUN> in the timer control register. Setting <TA0PRUN> to "1" starts the count; setting <TA0PRUN> to "0" clears the prescaler to zero and stops operation. Table 3.8.2 shows the various prescaler output clock resolutions.

Table 3.8.2 Prescaler Output Clock Resolution

@fc = 16MHz, fs = 32.768kHz

System Clock	Prescaler Clock	Clock Gear		Prescaler Outpu	ıt Clock Resoluti	on
Selection <sysck></sysck>	Selection <prck1:0></prck1:0>	Value <gear2:0></gear2:0>	фТ1	фТ4	φT16	φТ256
1 (fs)		XXX	fs/2 ³ (244 μs)	fs/2 ⁵ (977 μs)	fs/2 ⁷ (3.9 ms)	fs/2 ¹¹ (62.5 ms)
		000 (fc)	fc/2 ³ (0.5 μs)	fc/2 ⁵ (2.0 μs)	fc/2 ⁷ (8.0 μs)	fc/2 ¹¹ (128 μs)
	00	001 (fc/2)	fc/2 ⁴ (1.0 μs)	fc/2 ⁶ (4.0 μs)	fc/28 (16 μs)	fc/2 ¹² (256 μs)
	(f _{FPH})	010 (fc/4)	fc/2 ⁵ (2.0 μs)	fc/2 ⁷ (8.0 μs)	fc/2 ⁹ (32 μs)	fc/2 ¹³ (512 μs)
0 (fc)		011 (fc/8)	fc/2 ⁶ (4.0 μs)	fc/28 (16 μs)	fc/2 ¹⁰ (64 μs)	fc/2 ¹⁴ (1024 μs)
		100 (fc/16)	fc/2 ⁷ (8.0 μs)	fc/2 ⁹ (32 μs)	fc/2 ¹¹ (128 μs)	fc/2 ¹⁵ (2048 μs)
	10 (fc/16 clocks)	XXX	fc/2 ⁷ (8.0 μs)	fc/2 ⁹ (32 μs)	fc/2 ¹¹ (128 μs)	fc/2 ¹⁵ (2048 μs)

xxx: Don't care

(2) Up counters (UC0 and UC1)

These are 8-bit binary counters which count up the input clock pulses for the clock specified by TA01MOD.

The input clock for UC0 is selectable and can be either the external clock input via the TA0IN pin or one of the three internal clocks ϕ T1, ϕ T4, and ϕ T16. The clock setting is specified by the value set in TA01MOD<TA0CLK1:0>.

The input clock for UC1 depends on the operation mode. In 16-bit timer mode, the overflow output from UC0 is used as the input clock. In any mode other than 16-bit timer mode, the input clock is selectable and can either be one of the internal clocks ϕ T1, ϕ T16, and ϕ T256, or the comparator output (The match detection signal) from TMRA0 by setting TA01MOD<TA1CLK1:0>.

For each interval timer the timer operation control register bits TA01RUN<TA0RUN> and TA01RUN<TA1RUN> can be used to stop and clear the up counters and to control their count. A reset clears both up counters, stopping the timers.

(3) Timer registers (TA0REG and TA1REG)

These are 8-bit registers that can be used to set a time interval. When the value set in the timer register TA0REG or TA1REG matches the value in the corresponding up counter, the comparator match detect signal goes Active. If the value set in the timer register is 00H, the signal goes Active when the up counter overflows.

The TAOREG are double buffer structure, each of which makes a pair with register buffer.

The setting of the bit TA01RUN<TA0RDE> determines whether TA0REG's double buffer structure is enabled or disabled. It is disabled if <TA0RDE> = "0" and enabled if <TA0RDE> = "1".

When the double buffer is enabled, data is transferred from the register buffer to the timer register when a $2^n - 1$ overflow occurs in PWM mode, or at the start of the PPG cycle in PPG mode. Hence the double buffer cannot be used in timer mode.

A Reset initializes <TA0RDE> to "0", disabling the double buffer. To use the double buffer, write data to the timer register, set <TA0RDE> to "1", and write the following data to the register buffer. Figure 3.8.4 shows the configuration of TA0REG.




Figure 3.8.4 Configuration of Timer Register 0 (TA0REG)

Note: The same memory address is allocated to the timer register and the register buffer when write data to TA0REG. When <TA0RDE> = 0, the same value is written to the register buffer and the timer register; when <TA0RDE> = 1, only the register buffer is written to.

The address of each timer register is as follows.

TA0REG: 000102H TA1REG: 000103H TA2REG: 00010AH TA3REG: 00010BH TA4REG: 000112H TA5REG: 000113H

All these registers are write only and cannot be read.

(4) Comparator (CP0 and CP1)

The comparator compares the value in an up counter with the value set in a timer register. If they match, the up counter is cleared to zero and an interrupt signal (INTTA0 or INTTA1) is generated. If timer flip-flop inversion is enabled, the timer flip-flop is inverted at the same time.

(5) Timer flip-flop (TA1FF)

The timer flip-flop (TA1FF) is a flip-flop inverted by the match detects signal (8-bit comparator output) of each interval timer.

Whether inversion is enabled or disabled is determined by the setting of the bit TA1FFCR<TAFF1IE> in the Timer Flip-Flop Control Register.


A Reset clears the value of TA1FF to "0".

Programming "01" or "10" to TA1FFCR<TAFF1C1:0> sets TA1FF to 1 or 0. Programming "00" to these bits inverts the value of TA1FF (This is known as software inversion).

The TA1FF signal is output via the TA1OUT pin (Concurrent with P71). When this pin is used as the timer output, the timer flip-flop should be set beforehand using the Port 7 relation registers P7CR and P7FC.

3.8.3 SFR

TMRA01 Run Register



I2TA01: Operation in IDLE2 mode

TA01PRUN: Run prescaler
TA1RUN: Run TMRA1
TA0RUN: Run TMRA0

Note: The values of bits 4, 5 and 6 of TA01RUN are undefined when read.

TMRA23 Run Register


		7	6	5	4	3	2	1	0
TA23RUN	Bit symbol	TA2RDE				I2TA23	TA23PRUN	TA3RUN	TA2RUN
(0108H)	Read/Write	R/W					R/	W	
	After reset	0				0	0	0	0
	Function	Double buffer 0: Disable 1: Enable				IDLE2 0: Stop 1: Operate	8-bit timer ro 0: Stop and 1: Run (Cou	clear	rol
		TA2REG do 0 Disa 1 Ena		control				0 ;	in/stop contro Stop and clea Run (Count u

I2TA23: Operation in IDLE2 mode

TA23PRUN: Run prescaler
TA3RUN: Run TMRA3
TA2RUN: Run TMRA2

Note: The values of bits 4, 5 and 6 of TA23RUN are undefined when read.

Figure 3.8.5 Register for TMRA



I2TA45: Operation in IDLE2 mode

TA45PRUN: Run prescaler TA5RUN: Run TMRA5 TA4RUN: Run TMRA4

Note: The values of bits 4, 5 and 6 of TA45RUN are undefined when read.

Figure 3.8.6 Register for TMRA




Figure 3.8.7 Register for TMRA




Figure 3.8.8 Register for TMRA




Figure 3.8.9 Register for TMRA






Figure 3.8.10 Register for TMRA



TMRA3 Flip-Flop Control Register

Note: The values of bits 4, 5, 6 and 7 of TA3FFCR are undefined when read.

Figure 3.8.11 Register for 8-Bit Timer



Note: The values of bits 4, 5, 6 and 7 of TA5FFCR are undefined when read.

Figure 3.8.12 Register for TMRA

3.8.4 Operation in Each Mode

(1) 8-bit timer mode

Both TMRA0 and TMRA1 can be used independently as 8-bit interval timers.

When set function and counter data, be stopped operation of TMRA0 and TMRA1 registers beforehand.

a. Generating interrupts at a fixed interval (using TMRA1)

To generate interrupts at constant intervals using TMRA1 (INTTA1), first stop TMRA1 then set the operation mode, input clock and a cycle to TA01MOD and TA1REG register, respectively. Then, enable the interrupt INTTA1 and start TMRA1 counting.

Example: To generate an INTTA1 interrupt every 20 μs at fc = 16 MHz, set each register as follows:

```
* Clock state
                System clock: High frequency (fc)
                Clock gear: 1(fc)
                Prescaler clock: fFPH
                 MSB
                                          LSB
                   6 5 4 3 2 1 0
 TA01RUN
                    - X X - - 0 -
                                                Stop TMRA1 and clear it to 0.
 TA01MOD
             Select 8-bit timer mode and select \phiT1 (0.5 \mus at fc =
                                                16 MHz) as the input clock.
 TA1REG
                0 0 1 0 1 0 0 0
                                                Set TA1REG to 20 \mu s \div \phi T1 = 40 = 28 H
 INTETA01
             ← X 1 0 1
                                                Enable INTTA1 and set it to level 5.
 TA01RUN
             \leftarrow - \ X \ X \ X \ - \ 1 \ 1 \ -
                                                Start TMRA1 counting.
X: Don't care, -: No change
```

Select the input clock using Table 3.8.2.

Note: The input clocks for TMRA0 and TMRA1 are different from as follows.

TMRA0: TA0IN input, \$\phi\$T1, \$\phi\$T4 or \$\phi\$T16

TMRA1: Comparator output from TMRA0, ϕ T1, ϕ T16 and ϕ T256

b. Generating a 50% duty ratio square wave pulse

The state of the timer flip-flop (TA1FF) is inverted at constant intervals and its status output via the timer output pin (TA1OUT).

Example: To output a $3.0~\mu s$ square wave pulse from the TA1OUT pin at fc = 16~MHz, use the following procedure to make the appropriate register settings. This example uses TMRA1; however, either TMRA0 or TMRA1 may be used.




Figure 3.8.13 Square Wave Output Timing Chart (50% Duty)

c. Making TMRA1 count up on the match signal from the TMRA0 comparator

Select 8-bit timer mode and set the comparator output from TMRA0 to be the input clock to TMRA1.




Figure 3.8.14 TMRA1 Count Up on Signal from TMRA0

(2) 16-bit timer mode

A 16-bit interval timer is configured by pairing the two 8-bit timers TMRA0 and TMRA1.

To make a 16-bit interval timer in which TMRA0 and TMRA1 are cascaded together, set TA01MOD<TA01M1:0> to "01".

In 16-bit timer mode, the overflow output from TMRA0 is used as the input clock for TMRA1, regardless of the value set in TA01MOD<TA1CLK1:0>. Table 3.8.2 shows the relationship between the timer (Interrupt) cycle and the input clock selection.

Timer interrupt cycle set lower 8 bits to TA0REG and set upper 8 bits to TA1REG. Please keep setting TA0REG first because setting data for TA0REG inhibit its compare function and setting data for TA1REG permit it.

Setting example: To generate an INTTA1 interrupt every 0.5 s at fc = 16 MHz, set the timer registers TA0REG and TA1REG as follows:

```
* Clock state

System clock: High frequency (fc)

Clock gear: 1 (fc)

Prescaler clock: fFPH
```

If $\phi T16$ (8.0 μs at 16 MHz) is used as the input clock for counting, set the following value in the registers:

```
0.5 \text{ s/8.0} \ \mu s = 62500 = F424H; i.e. set TA1REG to F4H and TA0REG to 24H.
```

The comparator match signal is output from TMRA0 each time the up counter UC0 matches TA0REG, though the up counter UC0 is not be cleared and also INTTA0 is not generated.

In the case of the TMRA1 comparator, the match detect signal is output on each comparator pulse on which the values in the up counter UC1 and TA1REG match. When the match detect signal is output simultaneously from both the comparators TMRA0 and TMRA1, the up counters UC0 and UC1 are cleared to 0 and the interrupt INTTA1 is generated. Also, if inversion is enabled, the value of the timer flip-flop TA1FF is inverted.

Example: When TA1REG = 04H and TA0REG = 80H




Figure 3.8.15 Timer Output by 16-Bit Timer Mode

(3) 8-bit PPG (Programmable pulse generation) output mode

Square wave pulses can be generated at any frequency and duty ratio by TMRA0. The output pulses may be active low or active high. In this mode TMRA1 cannot be used.

TMRA0 outputs pulses on the TA1OUT pin (shared with P71).




Figure 3.8.16 8-Bit PPG Output Waveforms

In this mode, a programmable square wave is generated by inverting the timer output each time the 8-bit up counter (UCO) matches the value in one of the timer registers TA0REG or TA1REG.

The value set in TA0REG must be smaller than the value set in TA1REG.

Although the up counter for TMRA1 (UC1) is not used in this mode, TA01RUN<TA1RUN> should be set to "1", so that UC1 is set for counting.

Figure 3.8.17 shows a block diagram representing this mode.




Figure 3.8.17 Block Diagram of 8-Bit PPG Output Mode

If the TA0REG double buffer is enabled in this mode, the value of the register buffer will be shifted into TA0REG each time TA1REG matches UC0.

Use of the double buffer facilitates the handling of low-duty waves (when duty is varied).





Figure 3.8.18 Operation of Register Buffer

Example: To generate 1/4-duty 50-kHz pulses (at fc = 16 MHz):



* Clock state

System clock: High frequency (fc)

Clock gear: 1 (fc)
Prescaler clock: f_{FPH}

Calculate the value that should be set in the timer register.

To obtain a frequency of 50 kHz, the pulse cycle t should be: t = 1/50 kHz = 20 μs $\phi T1$ = 0.5 μs (at 16 MHz);

$$20 \ \mu s / 0.5 \ \mu s = 40$$

Therefore set TA1REG to 40 (28H)

The duty is to be set to 1/4: $t\times 1/4 = 20~\mu s \times 1/4 = 5~\mu s$

$$5~\mu s/0.5~\mu s=10$$

Therefore, set TAOREG = 10 = 0AH.

		MS	SB							LSB	
		7	6	5	4	3	2	1	0		
TA01RUN	\leftarrow	0	Χ	Χ	Χ	_	0	0	0	Stop TMRA0 and TMRA1 and clear it to "0".	
TA01MOD	\leftarrow	1	0	Χ	Χ	Χ	Χ	0	1	Set the 8-bit PPG mode, and select φT1 as input	clock.
TA0REG	\leftarrow	0	0	0	0	1	0	1	0	Write 0AH	
TA1REG	\leftarrow	0	0	1	0	1	0	0	0	Write 28H	
TA1FFCR	\leftarrow	Χ	Χ	Χ	Χ	0	1	1	Χ	Set TA1FF, enabling inversion.	
						Ч				→ Writing "10" provides negative logic pulse.	
P7CR	\leftarrow	Χ	Χ	Χ	_	_	_	1	-	Set P71 as the TA1OUT pin.	
P7FC	\leftarrow	Χ	Χ	Χ	_	Χ	_	1	Χ	Set P71 as the TATOOT pin.	
TA01RUN	←	1	Χ	Χ	Χ	-	1	1	1	Start TMRA0 and TMRA1 counting and enable of buffer.	louble

X: Don't care, -: No change

(4) 8-bit PWM output mode

This mode is only valid for TMRA0. In this mode, a PWM pulse with the maximum resolution of 8 bits can be output.

When TMRA0 is used the PWM pulse is output on the TA1OUT pin (which is also used as P71). TMRA1 can also be used as an 8-bit timer.

The timer output is inverted when the up counter (UC0) matches the value set in the timer register TA0REG or when 2^n-1 counter overflow occurs (n = 6, 7 or 8 as specified by TA01MOD<PWM01:00>). The up counter UC0 is cleared when 2^n-1 counter overflow occurs.

The following conditions must be satisfied before this PWM mode can be used.

Value set in TAOREG < Value set for $2^n - 1$ counter overflow

Value set in TA0REG $\neq 0$




Figure 3.8.19 8-Bit PWM Output Wave Form

Figure 3.8.20 shows a block diagram representing this mode.




Figure 3.8.20 Block Diagram of 8-Bit PWM Output Mode

TOSHIBA

In this mode, the value of the register buffer will be shifted into TA0REG if 2^n-1 overflow is detected when the TA0REG double buffer is enabled.

Use of the double buffer facilitates the handling of low duty ratio waves.





Figure 3.8.21 Operation of Register Buffer

Example: To output the following PWM waves on the TA1OUT pin at fc = 16 MHz:



* Clock state

System clock: High frequency (fc)
Clock gear: 1 (fc)
Prescaler clock: f_{FPH}

To achieve a 63.5- μ s PWM cycle by setting ϕ T1 to 0.5 μ s (at fc = 16 MHz):

$$63.55 \,\mu\text{s}/0.5 \,\mu\text{s} = 127 = 2^n - 1$$

Therefore n should be set to 7.

Since the low-level period is 36.0 μ s when ϕ T1 = 0.5 μ s,

set the following value for TAOREG:

$$36.0 \ \mu s/0.5 \ \mu s = 72 = 48 H$$

		MS	В						L	_SB	
_			7	6	5	4	3	2	1	0	
Гт	A01RUN	\leftarrow	_	Χ	Χ	Χ	_	_	_	0	Stop TMRA0 and clear it to 0.
T	A01MOD	←	1	1	1	0	-	-	0	1	Select 8-bit PWM mode (cycle: $2^7 - 1$) and select ϕ T1 as the input clock.
т	A0REG	\leftarrow	0	1	0	0	1	0	0	0	Write 48H.
Т	A1FFCR	←	Χ	Χ	Χ	Χ	1	0	1	Χ	Clear TA1FF to 0; enable the inversion.
	7CR 7FC	←	X X	X X	X X	-	_ X	-	1	– Х	Set P71 to function as the TA1OUT pin.
	A01RUN						-				Start TMRA0 counting, and enable the double buffer.

X: Don't care, -: No change

TMP91CP27

Table 3.8.3 PWM Cycle

@ fc = 16 MHz, fs = 32.768 kHz

Select System	Select Prescaler		PWM Cycle								
Clock	Clock	Gear Value		$2^6 - 1$			2 ⁷ – 1			$2^8 - 1$	
<sysck></sysck>	<prck1:0></prck1:0>	<gear2:0></gear2:0>	φT1	φΤ4	φT16	φT1	φT4	φT16	φT1	φΤ4	φT16
1 (fs)		XXX	15.4 ms	61.5 ms	246 ms	31.0 ms	124 ms	496 ms	62.3 ms	249 ms	996 ms
		000 (fc)	31.5 μs	126 μs	504 μs	63.5 μs	254 μs	1016 μs	127.5 μs	510 μs	2040 μs
	00	001 (fc/2)	63.0 μs	252 μs	1008 μs	127 μs	508 μs	2032 μs	255 μs	5 μs 1020 μs 4080 μs	
	(f _{FPH})	010 (fc/4)	126 μs	504 μs	2016 μs	254 μs	1016 μs	4064 μs	510 μs		8160 μs
0 (fc)		011 (fc/8)	252 μs	1008 μs	4032 μs	508 μs	2032 μs	8128 μs	1020 μs	4080 μs	16.32 ms
		100 (fc/16)	504 μs	2016 μs	8064 μs	1016 μs	4064 μs	16.256 ms	2040 μs	8160 μs	32.64 ms
	10 (fc/16 clock)	XXX	504 μs	2016 μs	8064 μs	1016 μs	4064 μs	16.256 ms	2040 μs	8160 μs	32.64 ms

XXX: Don't care

(5) Settings for each mode

Table 3.8.4 shows the SFR settings for each mode.

Table 3.8.4 Timer Mode Setting Registers

Register Name		TA01		TA1FFCR	
<bit symbol=""></bit>	<bit symbol=""> <ta01m1:0></ta01m1:0></bit>		<ta1clk1:0></ta1clk1:0>	<ta0clk1:0></ta0clk1:0>	<taff1is></taff1is>
Function	Timer Mode	PWM Cycle	Upper Timer Input Clock	Lower Timer Input Clock	Timer F/F Invert Signal Select
8-bit timer × 2 channels	3-bit timer \times 2 channels 00 – ϕ T1, ϕ T16, ϕ T25		Lower timer match,	External clock,	0: Lower timer output 1: Upper timer output
16-bit timer mode	01	-	-	External clock, φT1, φT4, φT16 (00, 01, 10, 11)	-
8-bit PPG × 1 channel 10 –		-	External clock, φT1, φT4, φT16 (00, 01, 10, 11)	-	
8-bit PWM × 1 channel	11	$2^6 - 1, 2^7 - 1, 2^8 - 1$ (01, 10, 11)	-	External clock, φT1, φT4, φT16 (00, 01, 10, 11)	_
8-bit timer × 1 channel	11	_	φT1, φT16, φT256 (01, 10, 11)	_	Output disabled

^{-:} Don't care

3.9 16-Bit Timer/Event Counters (TMRB)

The TMP91CP27 contains one multifunctional 16-bit timer/event counter (TMRB0) which have the following operation modes:

- 16-bit interval timer mode
- 16-bit event counter mode
- 16-bit programmable square wave pulse generation output mode (PPG: Variable duty cycle with variable period)

Can be used following operation modes by capture function:

- Frequency measurement mode
- Pulse width measurement mode
- Time differential measurement mode

Figure 3.9.1 show block diagram of TMRB0. Timer/event counter consists of a 16-bit up counter, two 16-bit timer registers (One of them with a double-buffer structure), two 16-bit capture registers, two comparators, a capture input controller, a timer flip-flop and a control circuit.

Timer/Event counter is controlled by 11-byte control register (SFR).

Channel TMRB0 Spec External clock/ TB0IN0 (Shared with P80) capture trigger input pin TB0IN1 (Shared with P81) External pin Timer flip-flop output pin TB0OUT0 (Shared with P82) TB0OUT1 (Shared with P83) Timer RUN register TB0RUN (0180H) Timer mode register TB0MOD (0182H) Timer flip-flop control register TB0FFCR (0183H) TB0RG0L (0188H) TB0RG0H (0189H) Timer register SFR name TB0RG1L (018AH) (Address) TB0RG1H (018BH) TB0CP0L (018CH) TB0CP0H (018DH) Capture register TB0CP1L (018EH) TB0CP1H (018FH)

Table 3.9.1 Registers and Pins for TMRB0

3.9.1 Block Diagram of TMRB0




Figure 3.9.1 Block Diagram of TMRB0

3.9.2 Operation of Each Circuit

(1) Prescaler

The 5-bit prescaler generates the source clock for TMRB0. The prescaler clock (ϕ T0) is divided clock (divided by 4) from selected clock by the register SYSCR0<PRCK1:0> of clock gear.

This prescaler can be started or stopped using TB0RUN<TB0PRUN>. Counting starts when <TB0PRUN> is set to 1; the prescaler is cleared to zero and stops operation when <TB0PRUN> is cleared to 0.

Table 3.9.2 show prescaler output clock resolution.

Table 3.9.2 Prescaler Output Clock Resolution

@fc = 16 MHz, fs = 32.768 KHz

System Clock Selection	Prescaler Clock	escaler Clock Gear Selection Value		Prescaler Output Clock Resolution			
<sysck></sysck>	<prck1:0></prck1:0>	<gear2:0></gear2:0>	φ T 1	φΤ4	φT16		
1 (fs)		XXX	fs/2 ³ (244 μs)	fs/2 ⁵ (977 μs)	fs/2 ⁷ (3.9 ms)		
		000 (fc)	fc/2 ³ (0.5 μs)	fc/2 ⁵ (2.0 μs)	fc/2 ⁷ (8.0 μs)		
	00	001 (fc/2)	fc/2 ⁴ (1.0 μs)	fc/2 ⁶ (4.0 μs)	fc/2 ⁸ (16.0 μs)		
	(f _{FPH})	010 (fc/4)	fc/2 ⁵ (2.0 μs)	fc/2 ⁷ (8.0 μs)	fc/2 ⁹ (32.0 μs)		
0 (fc)		011 (fc/8)	fc/2 ⁶ (4.0 μs)	fc/2 ⁸ (16.0 μs)	fc/2 ¹⁰ (64.0 μs)		
		100 (fc/16)	fc/2 ⁷ (8.0 μs)	fc/2 ⁹ (32.0 μs)	fc/2 ¹¹ (128 μs)		
	10 (Note) (fc/16 clock)	xxx	fc/2 ⁷ (8.0 μs)	fc/2 ⁹ (32.0 μs)	fc/2 ¹¹ (128 μs)		

XXX: Don't care

(2) Up counter (UC0)

UC0 is a 16-bit binary counter which counts up according to input from the clock specified by TB0MOD<TB0CLK1:0> register.

As the input clock, one of the prescaler internal clocks $\phi T1$, $\phi T4$ and $\phi T16$ or an external clock from TB0IN0 pin can be selected. Counting or stopping and clearing of the counter is controlled by timer operation control register TB0RUN<TB0RUN>.

When clearing is enabled, the up counter UC0 will be cleared to zero each time its value matches the value in the timer register TB0RG1H/L. Clearing can be enabled or disabled using TB0MOD<TB0CLE>.

If clearing is disabled, the counter operates as a free-running counter.

A timer overflow interrupt (INTTBOF0) is generated when UC0 overflow occurs.

(3) Timer registers (TB0RG0H/L and TB0RG1H/L)

These two 16-bit registers are used to set the interval time. When the value in the up counter UC0 matches set value of timer register, the comparator match detect signal will be active.

Setting data for both upper and lower timer registers are always needed. For example, either using 2-byte data transfer instruction or using 1-byte date transfer instruction twice for lower 8 bits and upper 8 bits in order.

The TB0RG0 timer register has a double-buffer structure, which is paired with register buffer 0. The timer control register TB0RUN<TB0RDE> control whether the double buffer structure should be enabled or disabled: it is disabled when <TB0RDE> = 0, and enabled when <TB0RDE> = 1.

When the double buffer is enabled, data is transferred from the register buffer to the timer register when the values in the up counter (UCO) and the timer register TB0RG1 match.


After a Reset, TB0RG0 and TB0RG1 are undefined. To use the 16-bit timer after reset, data should be written beforehand.

When reset, <TB0RDE> is initialized to 0, whereby the double buffer is disabled. To use the double buffer, write data to the timer register, set <TB0RDE> to 1, then write following data to the register buffer.

TB0RG0 and the register buffer are allocated to the same memory address 0188H/0189H. When $\langle TB0RDE \rangle = 0$, same value will be written to both the timer register and register buffer. When $\langle TB0RDE \rangle = 1$, the value is written into only the register buffer.

Therefore, when write initial value to timer register, set register buffer to disable.

The addresses of the timer registers are as follows:




The TB0RG0 to TB0RG1 are write-only registers and thus cannot be read.

(4) Capture registers (TB0CP0H/L, TB0CP1H/L)

These 16-bit registers are used to latch the values of the up counters.

Data in the capture register should be read all 16 bits. For example, using 2-byte data load instruction or using 1-byte date load instruction twice for lower 8 bits and upper 8 bits in order.

The addresses of the capture registers are as follows:



The TB0CP0 to TB0CP1 are read-only registers and thus cannot be read.


(5) Capture, external interrupt control

This circuit controls the timing to latch the value of up counter UC0 into TB0CP0, TB0CP1 and control generation of external interrupt. The latch timing of capture register and selection of edge for external interrupt is set in TB0MOD<TB0CPM1:0>.

The edge of external interrupt INT6 is fixed to rising edge.

Besides, the value of up counter can be loaded into a capture registers by software. Whenever 0 is written to TB0MOD<TB0CP0I>, the current value in the up counter is loaded into capture register TB0CP0. It is necessary to keep the prescaler in run mode (e.g., TB0RUN<TB0PRUN> must be held at a value of 1).

Note: As described above, whenever 0 is written to TB0MOD<TB0CP0I>, the current value in the up counter is loaded into capture register TB0CP0. However, note that the current value in the up counter is also loaded into capture register TB0CP0 when 1 is written to TB0MOD<TB0CP0I> while this bit is holding 0.



(6) Comparators (CP0 and CP1)

CP0 and CP1 are 16-bit comparators which compare the value in the up counter UC0 value with the value set of TB0RG0 or TB0RG1 respectively, in order to detect a match. If a match is detected, the comparators generate an interrupt (INTTB00 or INTTB01 respectively).

(7) Timer flip-flops (TB0FF0 and TB0FF1)

These flip-flops are inverted by the match detect signals from the comparators and the latch signals to the capture registers. Inversion can be enabled and disabled for each element using TB0FFCR<TB0C1T1, TB0C0T1, TB0E1T1, TB0E0T1>.

After a reset, the value of TB0FF0 and TB0FF1 is undefined. If "00" is written to TB0FFCR<TB0FF0C1:0> or <TB0FF1C1:0>, TB0FF0 or TB0FF1 will be inverted. If "01" is written to the flip-flops control registers, the value of TB0FF0 and TB0FF1 will be set to "1". If "10" is written to the flip-flops control registers, the value of TB0FF0 and TB0FF1 will be cleared to "0".

The values of TB0FF0 and TB0FF1 can be output to the timer output pins TB0OUT0 (which is shared with P82), TB0OUT1 (which is shared with P83). Timer output should be specified by using the port 8 function register P8FC and port 8 control register P8CR.

3.9.3 SFR

TMRB0 RUN Register

TB0RUN (0180H)


	7	6	5	4	3	2	1	0
Bit symbol	TB0RDE	_			I2TB0	TB0PRUN		TB0RUN
Read/Write	R/W	R/W			R/W	R/W		R/W
After reset	0	0			0	0		0
Function	Double buffer 0: Disable 1: Enable	Write "0".			IDLE2 0: Stop 1: Operation	16-bit timer r 0: Stop and o 1: Run (Cour		bl
				-				

Count operation
 O Stop and clear
 Count

I2TB0: Operation of IDLE2 mode TB0PRUN: Operation of prescaler TB0RUN: Operation of TMRB0

Note: The values of bits 1, 4 and 5 of TB0RUN are undefined when read.

Figure 3.9.2 Register for TMRB



Note: Whenever programming "0" to TB0MOD<TB0CP0I> bit, present value of up counter is received to capture register TB0CP0. But, write "1" to TB0MOD<TB0CP0I> in condition of written "0" to TB0MOD<TB0CP0I> bit, present value of up counter is received to capture register TB0CP0. Therefore you must to regard.

Figure 3.9.3 Register for TMRB




Figure 3.9.4 Register for TMRB

3.9.4 Operation in Each Mode

(1) 16-bit interval timer mode

Generating interrupts at fixed intervals

In this example, the interval time is set the timer register TB0RG1 to generate the interrupt INTTB01.

```
5
                               3
                                   2
TB0RUN
                    0
                        Χ
                           Χ
                                   0
                                       Χ
                                                     Stop TMRB0.
INTETB0
                                                     Enable INTTB01 and set interrupt level 4. Disable
                                                     INTTB00.
TB0FFCR
                        0
                           0
                               0
                                                     Disable the trigger.
TB0MOD
                    0
                                                     Select source clock and
                0
                                                     Disable the capture function.
                              (** = 01, 10, 11)
                                                     Set the interval time (16 bits).
TB0RG1
TB0RUN
                    0
                       X X - 1 X 1
                                                     Start TMRB0.
```

X: Don't care, -: No change

(2) 16-bit event counter mode

In 16-bit timer mode as described in above, the timer can be used as an event counter by selecting the external clock (TB0IN0 pin input) as the input clock.

Up counter counting up by rising edge of TB0IN0 pin input. And execution software capture and reading capture value enable reading count value.

```
3
                                  2
                                      1
                                          0
                       5
TB0RUN
                   0
                       Χ
                           Χ
                                          0
                                                    Stop TMRB0.
                                  0
                                      Χ
P8CR
                       Χ
                   Χ
                           Χ
                                          0
                                                    Set P80 to TB0IN0 input mode.
P8FC
                   Χ
                       Χ
                           Χ
INTETB0
                   1
                       0
                           0
                              Χ
                                  0
                                      0
                                                    Enable INTTB01 and set interrupt level 4. Disable
                                                    INTTB00.
TB0FFCR
                                                    Disable trigger.
TB0MOD
                                                    Set input clock to TB0IN0 pin input.
TB0RG1
                                                    Set number of count. (16 bits)
                                                    Start TMRB0.
TB0RUN
                   0
                       Χ
                           Χ
```

X: Don't care, -: No change

When used as an event counter, set the prescaler to "RUN".

```
(TB0RUN < TB0PRUN > = "1")
```

(3) 16-bit programmable pulse generation (PPG) output mode

Square wave pulses can be generated at any frequency and duty ratio. The output pulse may be either low active or high active.

The PPG mode is obtained by inversion of the timer flip-flop TB0FF0 that is to be enabled by the match of the up counter UC0 with timer register TB0RG0 or TB0RG1 and to be output to TB0OUT0. In this mode, the following conditions must be satisfied.

(Set value of TB0RG0) < (Set value of TB0RG1)




Figure 3.9.5 Programmable Pulse Generation (PPG) Output Waveforms

When the TB0RG0 double buffer is enabled in this mode, the value of register buffer 0 will be shifted into TB0RG0 at match with TB0RG1. This feature makes easy the handling of low-duty waves.




Figure 3.9.6 Operation of Register Buffer

The following block diagram illustrates this mode.




Figure 3.9.7 Block Diagram of 16-Bit PPG Mode

The following example shows how to set 16-bit PPG output mode:

```
TB0RUN
                                                    Disable the TB0RG0 double buffer and stop TMRB0.
TB0RG0
                                                    Set the duty ratio (16 bits).
TB0RG1
                                                    Set the frequency (16 bits).
                                                    Enable the TB0RG0 double buffer.
TB0RUN
                                      X 0
                                                    (The duty and frequency are changed on an INTTB01
                                                     interrupt.)
TB0FFCR
                                                    Set the mode to invert TB0FF0 at the match with
                X X 0
                           0
                                                    TB0RG0/TB0RG1. Clear TB0FF0 to 0.
TB0MOD
                                                    Select the source clock and disable the capture function.
                              (** = 01, 10, 11)
P8CR
                   X X
                           Χ
                                                    Set P82 to function as TB0OUT0.
P8FC
                   X X
                           Х -
TB0RUN
                       Χ
                                                    Start TMRB0.
                          Х –
```

(4) Capture function examples

Used capture function, they can be applicabled in many ways, for example:

- a. One-shot pulse output from external trigger pulse
- b. For frequency measurement
- c. For pulse width measurement
- d. For time difference measurement

a. One-shot pulse output from external trigger pulse

Set the up counter UC0 in free-running mode with the internal input clock, input the external trigger pulse from TB0IN0 pin, and load the value of up-counter into capture register TB0CP0 at the rise edge of the TB0IN0 pin.

When the interrupt INT5 is generated at the rise edge of TB0IN0 input, set the TB0CP0 value (c) plus a delay time (d) to TB0RG0 (= c + d), and set the above set value (c + d) plus a one-shot width (p) to TB0RG1 (= c + d + p). And, set "11" to timer flip-flop control register TB0FFCR<TB0E1T1, TB0E0T1>. Set to trigger enable for be inverted timer flip-flop TB0FF0 by UC0 matching with TB0RG0 and with TB0RG1. When interrupt INTTB01 occurs, this inversion will be disabled after one-shot pulse is output.

The (c), (d) and (p) correspond to c, d and p figure 3.9.8.





Figure 3.9.8 One-shot Pulse Output (with delay)

Example: To output a 2-ms one-shot pulse with a 3-ms delay to the external trigger pulse via the TB0IN0 pin.



When delay time is unnecessary, invert timer flip-flop TB0FF0 when up-counter value is loaded into capture register (TB0CP0), and set the TB0CP0 value (c) plus the one-shot pulse width (p) to TB0RG1 when the interrupt INT5 occurs. The TB0FF0 inversion should be enable when the up counter (UC0) value matches TB0RG1, and disabled when generating the interrupt INTTB01.




Figure 3.9.9 One-shot Pulse Output of External Trigger Pulse (without delay)

b. Frequency measurement

The frequency of the external clock can be measured in this mode. The clock is input through the TB0IN0 pin, and its frequency is measured by the 8-bit timers TMRA01 and the 16-bit timer/event counter (TMRB0). (TMRA01 is used to setting of measurement time by inversion TA1FF.)

The TB0IN0 pin input should be for the input clock of TMRB0. Set to TB0MOD <TB0CPM1:0> = "11". The value of the up counter (UC0) is loaded into the capture register TB0CP0 at the rise edge of the timer flip-flop TA1FF of 8-bit timers (TMRA01), and into TB0CP1 at its fall edge.

The frequency is calculated by difference between the loaded values in TB0CP0 and TB0CP1 when the interrupt (INTTA0 or INTTA1) is generates by either 8-bit timer.




Figure 3.9.10 Frequency Measurement

For example, if the value for the level 1 width of TA1FF of the 8-bit timer is set to 0.5~s and the difference between the values in TB0CP0 and TB0CP1 is 100, the frequency is $100 \div 0.5~s = 200~Hz$.

c. Pulse width measurement

This mode allows to measure the high-level width of an external pulse. While keeping the 16-bit timer/event counter counting (Free running) with the internal clock input, external pulse is input through the TB0IN0 pin. Then the capture function is used to load the UC0 values into TB0CP0 and TB0CP1 at the rising edge and falling edge of the external trigger pulse respectively. The interrupt INT5 occurs at the falling edge of TB0IN0.

The pulse width is obtained from the difference between the values of TB0CP0 and TB0CP1 and the internal clock cycle.

For example, if the internal clock is 0.8 μs and the difference between TB0CP0 and TB0CP1 is 100, the pulse width will be $100 \times 0.8 \ \mu s = 80 \ \mu s$.

Additionally, the pulse width which is over the UC0 maximum count time specified by the clock source, can be measured by changing software.




Figure 3.9.11 Pulse Width Measurement

Note: Pulse width measure by setting "10" to TB0MOD<TB0CPM1:0>. The external interrupt INT5 is generated in timing of falling edge of TB0IN0 input. In other modes, it is generated in timing of rising edge of TB0IN0 input.

The width of low-level can be measured from the difference between the first C2 and the second C1 at the second INT5 interrupt.

d. Measurement of difference time

This mode is used to measure the difference in time between the rising edges of external pulses input through TB0IN0 and TB0IN1.

Keep the 16-bit timer/event counter (TMRB0) counting (Free running) with the internal clock, and load the UCO value into TB0CP0 at the rising edge of the input pulse to TB0IN0. Then the interrupt INT5 is generated.

Similarly, the UC0 value is loaded into TB0CP1 at the rising edge of the input pulse to TB0IN1, generating the interrupt INT6.

The time difference between these pulses can be obtained by multiplying the value subtracted TB0CP0 from TB0CP1 and the internal clock cycle together at which loading the up counter value into TB0CP0 and TB0CP1 has been done.




Figure 3.9.12 Measurement of Difference Time

3.10 Serial Channels

TMP91CP27 includes 2 serial I/O channels. Each channel is called SIO0 and SIO1. For both channels either UART mode (Asynchronous transmission) or I/O interface mode (Synchronous transmission) can be selected.

I/O interface mode ——Mode 0: For transmitting and receiving I/O data using the synchronizing signal SCLK for extending I/O.
 UART mode ——Mode 2: 8-bit data ——Mode 3: 9-bit data

In mode 1 and mode 2 a parity bit can be added. Mode 3 has a wakeup function for making the master controller start slave controllers via a serial link (A multi-controller system).

Figure 3.10.2 and Figure 3.10.3 are block diagrams for each channel. Each channel is structured in prescaler, serial clock generation circuit, receiving buffer and control circuit, transfer buffer and control circuit.

Serial channels 0 and 1 can be used independently.

Both channels operate in the same fashion except for the following points; hence only the operation of channel 0 is explained below.

10010 0	Table 6.16.1 Billerenees Between enamiele 6 to 1							
	SIO0	SIO1						
Pin name	TXD0 (P90) RXD0 (P91) CTS0 /SCLK0 (P92)	TXD1 (P93) RXD1 (P94) CTS1/SCLK1 (P95)						
IrDA mode	Yes	No						

Table 3.10.1 Differences Between Channels 0 to 1




Figure 3.10.1 Data Format

TOSHIBA

3.10.1 Block Diagram of Each Channels




Figure 3.10.2 Block Diagram of SIO0




Figure 3.10.3 Block Diagram of SIO1

3.10.2 Operation of Each Circuit

(1) Prescaler

There is a 6-bit prescaler for generating a clock to SIO0. The clock selected using SYSCR0<PRCK1:0> is divided by 4 and input to the prescaler as ϕ T0. The prescaler can be run only case of selecting the baud rate generator as the serial transfer clock.

Table 3.10.2 shows prescaler clock resolution into the baud rate generator.

Table 3.10.2 Prescaler Clock Resolution to Baud Rate Generator

Select System Clock	Select Prescaler Clock	Clock Gear Value	Prescaler Input Clock Resolution				
<sysck></sysck>	<prck1:0></prck1:0>	<gear2:0></gear2:0>	φТО	φТ2	φΤ8	φТ32	
1 (fs)		XXX	fs/2 ²	fs/2 ⁴	fs/2 ⁶	fs/2 ⁸	
		000 (fc)	fc/2 ²	fc/24	fc/2 ⁶	fc/2 ⁸	
	00	001 (fc/2)	fc/2 ³	fc/2 ⁵	fc/27	fc/29	
	(f _{FPH})	010 (fc/4)	fc/24	fc/2 ⁶	fc/2 ⁸	fc/2 ¹⁰	
0 (fc)		011 (fc/8)	fc/2 ⁵	fc/27	fc/29	fc/2 ¹¹	
		100 (fc/16)	fc/2 ⁶	fc/2 ⁸	fc/2 ¹⁰	fc/2 ¹²	
	10 (fc/16 Clock)	XXX	_	fc/2 ⁸	fc/2 ¹⁰	fc/2 ¹²	

XXX: Don't care, -: Can not be used

The serial interface band rate generator selects between 4 clock inputs: $\phi T0$, $\phi T2$, $\phi T8$, and $\phi T32$ among the prescaler outputs.

(2) Baud rate generator

The baud rate generator is a circuit that generates transmission and receiving clocks that determine the transfer rate of the serial channels.

The input clock to the baud rate generator, $\phi T0$, $\phi T2$, $\phi T8$ or $\phi T32$, is generated by the 6-bit prescaler which is shared by the timers. One of these input clocks is selected using the BR0CK<BR0CK1:0> field in the baud rate generator control register.

The baud rate generator includes a frequency divider, which divides the frequency by 1 or N + (16 - K)/16 to 16 values, determining the transfer rate.

The transfer rate is determined by the settings of BR0CR<BR0ADDE, BR0S3:0> and BR0ADD<BR0K3:0>.

In UART mode

(1) When BR0CR < BR0ADDE > = 0

The settings BR0ADD<BR0K3:0> are ignored. The baud rate generator divides the selected prescaler clock by N, which is set in BR0CR<BR0S3:0>. (N = 1, 2, 3 ··· 16)

(2) When BR0CR < BR0ADDE > 1

The N + (16 - K)/16 division function is enabled. The baud rate generator divides the selected prescaler clock by N + (16 - K)/16 using the value of N set in BR0CR<BR0S3:0> and the value of K set in BR0ADD<BR0K3:0>. (N = 2, 3 ··· 15, K = 1, 2, 3 ··· 15)

Note: If N = 1 or N = 16, the N + (16 - K)/16 division function is disabled. Clear BR0CR<BR0ADDE> register to "0".

• In I/O interface mode

The N + (16 - K)/16 division function is not available in I/O Interface Mode. Set BR0CR<BR0ADDE> to 0 before dividing by N.

The method for calculating the transfer rate when the baud rate generator is used is explained below.

In UART mode

In I/O interface mode

• Integer divider (N divider)

For example, when the source clock frequency (fc) = 12.288 MHz, the input clock frequency = ϕ T2 (fc/16), the frequency divider N (BR0CR<BR0S3:0>) = 5, and BR0CR<BR0ADDE> = 0, the baud rate in UART Mode is as follows:

* Clock state

Baud rate =
$$\frac{\text{fc/16}}{5} \div 16$$

= $12.288 \times 10^6 \div 16 \div 5 \div 16 = 9600 \text{ (bps)}$

Note: The N + (16 - K)/16 division function is disabled and setting BR0ADD<BR0K3:0> is invalid.

• N + (16 - K)/16 divider (UART mode only)

Accordingly, when the source clock frequency (fc) = 4.8 MHz, the input clock frequency = ϕ T0, the frequency divider N (BR0CR<BR0S3:0>) = 7, K (BR0ADD<BR0K3:0>) = 3, and BR0CR<BR0ADDE> = 1, the baud rate in UART Mode is as follows:

* Clock state

Baud rate =
$$\frac{\text{fc/4}}{7 + (16 - 3)/16} \div 16$$

= $4.8 \times 10^6 \div 4 \div (7 + 13/16) \div 16 = 9600 \text{ (bps)}$

Table 3.10.3, Table 3.10.4 show examples of UART mode transfer rates.

Additionally, the external clock input is available in the serial clock. (Serial channels 0 and 1). The method for calculating the baud rate is explained below:

In UART mode

Baud rate = external clock input frequency ÷ 16

It is necessary to satisfy (external clock input cycle) ≥ 4/fc

• In I/O interface mode

Baud rate = External clock input frequency

It is necessary to satisfy (external clock input cycle) ≥ 16/fc

(w	(when baud rate generator is used and BR0CR <br0adde> $= 0.$) Unit (kbps)</br0adde>									
fc [MHz]	Input Clock Divider N	φТ0	φТ2	φТ8	φТ32					
.0 [12]	(Set to BR0CR <br0s3:0>)</br0s3:0>	ψ. σ	ψ. =	Ψισ	ψ. σΞ					
9.830400	2	76.800	19.200	4.800	1.200					
↑	4	38.400	9.600	2.400	0.600					
↑	8	19.200	4.800	1.200	0.300					
↑	0	9.600	2.400	0.600	0.150					
12.288000	5	38.400	9.600	2.400	0.600					
↑	А	19.200	4.800	1.200	0.300					
14.745600	2	115.200								
↑	3	76.800	19.200	4.800	1.200					
↑	6	38.400	9.600	2.400	0.600					
↑	С	19.200	4.800	1.200	0.300					

Table 3.10.3 Transfer Rate Selection

Note 1: Transfer rates in I/O interface mode are eight times faster than the values given above.

Note 2: The values in this table are calculated for when fc is selected as the system clock, fc/1 is selected as the clock gear and f_{FPH} is selected as the clock for prescaler.

Table 3.10.4 UART Baud Rate Selection

(when TMRA0 with input clock φT1 is used and trigger output of TMRA0 is used.)

Unit (kbps) 12.288 12 9.8304 fc 8 6.144 TA0REG MHz MHz MHz MHz MHz 62.5 96 76.8 48 2H 48 38.4 31.25 24 3Н 32 31.25 16 4H 24 19.2 12 19.2 5H 9.6 8H 12 9.6 ΑH 9.6 4.8 10H 6 4.8 3 14H 4.8 2.4

Method for calculating the transfer rate (when TMRA0 is used):

$$Transfer\ rate = \frac{ Clock\ frequency\ determined\ by\ SYSCR0}{TA0REG\times\underbrace{8\times16}}$$
 (When TMRA0 with input clock \$\phi\$T1 is used)

Note 1: The TMRA0 match detect signal cannot be used as the transfer clock in I/O interface mode.

Note 2: The values in this table are calculated for when fc is selected as the system clock, fc/1 is selected as the clock gear, and f_{FPH} is selected as the clock for prescaler.

(3) Serial clock generation circuit

This circuit generates the basic clock for transmitting and receiving data.

In I/O interface mode

In SCLK output mode with the setting SCOCR<IOC> = 0, the basic clock is generated by dividing the output of the baud rate generator by 2, as described previously.

In SCLK input mode with the setting SC0CR<IOC> = 1, the rising edge or falling edge will be detected according to the setting of the SC0CR<SCLKS> register to generate the basic clock.

• In UART mode

The SC0MOD0<SC1:0> setting determines whether the baud rate generator clocks, the internal system clock fsys, the trigger output signal from timer TMRA0 or the external clock (SCLK0) is used to generate the basic clock SIOCLK.

(4) Receiving counter

The receiving counter is a 4-bit binary counter used in UART mode that counts up the pulses of the SIOCLK clock. It takes 16 SIOCLK pulses to receive 1 bit of data; each data bit is sampled three times – on the 7th, 8th and 9th clock cycles.

The value of the data bit is determined from these three samples using the majority rule.

For example, if the data bit is sampled respectively as 1, 0 and 1 on 7th, 8th and 9th clock cycles, the received data bit is taken to be 1. A data bit sampled as 0, 0 and 1 are taken to be 0.

(5) Receiving control

In I/O interface mode

In SCLK output mode with the setting SC0CR<IOC> = 0, the RXD0 signal is sampled on the rising edge of the shift clock which is output on the SCLK0 pin.

In SCLK input mode with the setting SCOCR<IOC> = 1, the RXDO signal is sampled on the rising or falling edge of the SCLK input, according to the SCOCR<SCLKS> setting.

• In UART mode

The receiving control block has a circuit that detects a start bit using the majority rule. Received bits are sampled three times; when two or more out of three samples are 0, the bit is recognized as the start bit and the receiving operation commences.

The values of the data bits that are received are also determined using the majority rule.

(6) The receiving buffers

To prevent overrun errors, the receiving buffers are arranged in a double-buffer structure.

Received data is stored one bit at a time in receiving buffer 1 (which is a shift register). When 7 or 8 bits of data have been stored in receiving buffer 1, the stored data is transferred to receiving buffer 2 (SC0BUF); this causes an INTRX0 interrupt to be generated.

The CPU only reads receiving buffer 2 (SC0BUF). Even before the CPU reads receiving buffer 2 (SC0BUF), the received data can be stored in receiving buffer 1. However, unless receiving buffer 2 (SC0BUF) is read before all bits of the next data are received by receiving buffer 1, an overrun error occurs. If an overrun error occurs, the contents of receiving buffer 1 will be lost, although the contents of receiving buffer 2 and SC0CR<RB8> will be preserved.

SCOCR<RB8> is used to store either the parity bit – added in 8-bit UART mode – or the most significant bit (MSB) – in 9-bit UART mode.

In 9-bit UART mode the wake-up function for the slave controller is enabled by setting SC0MOD0<WU> to 1; in this mode INTRX0 interrupts occur only when the value of SC0CR<RB8> is 1.

(7) Transmission counter

The transmission counter is a 4-bit binary counter that is used in UART mode and which, like the receiving counter, counts the SIOCLK clock pulses; a TXDCLK pulse is generated every 16 SIOCLK clock pulses.




Figure 3.10.4 Generation of Transmission Clock

(8) Transmission controller

• In I/O interface mode

In SCLK output mode with the setting SC0CR<IOC> = 0, the data in the transmission buffer is output one bit at a time to the TXD0 pin on the rising edge of the shift clock which is output on the SCLK0 pin.

In SCLK input mode with the setting SCOCR<IOC> = 1, the data in the transmission buffer is output one bit at a time on the TXDO pin on the rising or falling edge of the SCLKO input, according to the SCOCR<SCLKS> setting.

• In UART mode

When transmission data sent from the CPU is written to the transmission buffer, transmission starts on the rising edge of the next TXDCLK, generating a transmission shift clock TXDSFT.

Handshake function

Serial channels 0 and 1 each has a $\overline{\text{CTS}}$ pin. Use of this pin allows data can be sent in units of one data format; thus, overrun errors can be avoided. The handshake functions is enabled or disabled by the SC0MOD0<CTSE> setting.

When the $\overline{\text{CTS0}}$ pin condition is High level, after completed the current data send, data transmission is halted until the $\overline{\text{CTS0}}$ pin condition is low again. However, the INTTX0 Interrupt is generated, it requests the next send data to the CPU. The next data is written in the transmission buffer and data sending is halted.

Though there is no \overline{RTS} pin, a handshake function can be easily configured by setting any port assigned to be the \overline{RTS} function. The \overline{RTS} should be output "High" to request send data halt after data receive is completed.





Figure 3.10.5 Hand Shake Function



Note 1: If the $\overline{\mathtt{CTS}}$ signal goes high during transmission, no more data will be sent after completion of the current transmission.

Note 2: Transmission starts on the first falling edge of the TXDCLK clock after the $\overline{\text{CTS}}$ signal has fallen.

Figure 3.10.6 CTS (Clear to send) Timing

(9) Transmission buffer

The transmission buffer (SC0BUF) shifts out and sends the transmission data written from the CPU form the least significant bit (LSB) in order. When all the bits are shifted out, the transmission buffer becomes empty and generates an INTTX0 interrupt.

(10) Parity control circuit

When SCOCR<PE> in the serial channel control register is set to 1, it is possible to transmit and receive data with parity. However, parity can be added only in 7-bit UART mode or 8-bit UART mode. The SCOCR<EVEN> field in the serial channel control register allows either even or odd parity to be selected.

In the case of transmission, parity is automatically generated when data is written to the transmission buffer SC0BUF. The data is transmitted after the parity bit has been stored in SC0BUF<TB7> in 7-bit UART mode or in SC0MOD0<TB8> in 8-bit UART mode. SC0CR<PE> and SC0CR<EVEN> must be set before the transmission data is written to the transmission buffer.

In the case of receiving, data is shifted into receiving buffer 1, and the parity is added after the data has been transferred to receiving buffer 2 (SC0BUF), and then compared with SC0BUF<RB7> in 7-bit UART mode or with SC0CR<RB8> in 8-bit UART mode. If they are not equal, a parity error is generated and the SC0CR<PERR> flag is set.

(11) Error flags

Three error flags are provided to increase the reliability of data reception.

1. Overrun error<OERR>

If all the bits of the next data item have been received in receiving buffer 1 while valid data still remains stored in receiving buffer 2 (SC0BUF), an overrun error is generated.

The below is a recommended flow when the overrun error is generated.

(INTRX interrupt routine)

- 1) Read receiving buffer
- 2) Read error flag
- 3) If<OERR> = 1

then

- a. Set to disable receiving (write 0 to SC0MOD0<RXE>)
- b. Wait to terminate current frame
- c. Read receiving buffer
- d. Read error flag
- e. Set to enable receiving (write 1 to SC0MOD0<RXE>)
- f. Request to transmit again
- 4) Other

2. Parity error<PERR>

The parity generated for the data shifted into receiving buffer 2 (SC0BUF) is compared with the parity bit received via the RXD pin. If they are not equal, a parity error is generated.

3. Framing error<FERR>

The stop bit for the received data is sampled three times around the center. If the majority of the samples are 0, a framing error is generated.

(12) Timing generation

a. In UART mode

Receiving

Mode	9 bits	8 bits + Parity	8 bits, 7 bits + Parity, 7 bits
Interrupt generation timing	Center of last bit (Bit8)	Center of last bit (Parity bit)	Center of stop bit
Framing error generation timing	Center of stop bit	Center of stop bit	Center of stop bit
Parity error generation timing	-	Center of last bit (Parity bit)	Center of last bit (Parity bit)
Overrun error generation timing	Center of last bit (Bit8)	Center of last bit (Parity bit)	Center of stop bit

Note: In 9 bits and 8 bits + Parity modes, interrupts coincide with the ninth bit pulse.

Thus, when servicing the interrupt, it is necessary to wait for a 1-bit period (to allow the stop bit to be transferred) to allow checking for a framing error.

Transmitting

Mode	9 bits	8 bits + Parity	8 bits, 7 bits + Parity, 7 bits
Interrupt timing	Just before stop bit is transmitted	Just before stop bit is transmitted	Just before stop bit is transmitted

b. I/O interface

Transmission interrupt timing	SCLK output mode	Immediately after rise of last SCLK signal. (See Figure 3.10.19.)
	SCLK input mode	Immediately after rise of last SCLK signal rising mode, or immediately after fall in falling mode. (See Figure 3.10.20.)
Receiving interrupt timing	SCLK output mode	Timing used to transfer received to data receive buffer 2 (SC0BUF) (e.g., immediately after last SCLK). (See Figure 3.10.21.)
	SCLK input mode	Timing used to transfer received data to receive buffer 2 (SC0BUF) (e.g., immediately after last SCLK). (See Figure 3.10.22.)

3.10.3 SFR




Figure 3.10.7 Serial Mode Control Register 0 (for SIO0 and SC0MOD0)






Figure 3.10.8 Serial Mode Control Register 0 (for SIO1 and SC1MOD0)




Note: As all error flags are cleared after reading, do not test only a single bit with a bit-testing instruction.

Figure 3.10.9 Serial Control Register (for SIO0 and SC0CR)



Note: As all error flags are cleared after reading, do not test only a single bit with a bit-testing instruction.

Figure 3.10.10 Serial Control Register (for SIO1 and SC1CR)




Note: When N + (16 - K)/16 division function is used or not

N	UART Mode	I/O Mode
2 to 15	0	×
1, 16	×	×

Set BR0CR<BR0ADDE> to 1 after setting K (K = 1 to 15) to BR0ADD<BR0K3:0> when + (16 - K)/16 division function is used.

Figure 3.10.11 Baud Rate Generator Control (for SIO0, BR0CR and BR0ADD)



N	UART Mode	I/O Mode	
2 to 15	0	×	
1, 16	×	×	

Set BR1CR<BR1ADDE> to 1 after setting K (K = 1 to 15) to BR1ADD<BR1K3:0> when + (16 - K)/16 division function is used.


Figure 3.10.12 Baud Rate Generator Control (for SIO1, BR1CR and BR1ADD)

Note: Prohibit read modify write for SC0BUF.

Figure 3.10.13 Serial Transmission/Receiving Buffer Register (for SIO0 and SC0BUF)

		7	6	5	4	3	2	1	0
SC0MOD1	Bit symbol	1280	FDPX0		/				
(0205H)	Read/Write	R/W	R/W		/				
	After reset	0	0		/				
	Function	IDLE2	Duplex						
		0: Stop	0: Half						
		1: Run	1: Full						

Figure 3.10.14 Serial Mode Control Register1 (for SIO0 and SC0MOD1)



Note: Prohibit read modify write for SC1BUF.

Figure 3.10.15 Serial Transmission/Receiving Buffer Register (for SIO1 and SC1BUF)

		7	6	5	4	3	2	1	0
SC1MOD1	Bit symbol	12S1	FDPX1			/			
(020DH)	Read/Write	R/W	R/W			/			
	After reset	0	0			/			
	Function	IDLE2	Duplex						
		0: Stop	0: Half						
		1: Run	1: Full						

Figure 3.10.16 Serial Mode Control Register1 (for SIO1 and SC1MOD1)

3.10.4 Operation of Each Mode

(1) Mode 0 (I/O interface mode)

This mode allows an increase in the number of I/O pins available for transmitting data to or receiving data from an external shift register.

This mode includes the SCLK output mode to output synchronous clock SCLK and SCLK input mode to input external synchronous clock SCLK.




Figure 3.10.17 Example of SCLK Output Mode Connection




Figure 3.10.18 Example of SCLK Input Mode Connection

a. Transmission

In SCLK output mode 8-bit data and a synchronous clock are output on the TXD0 and SCLK0 pins respectively each time the CPU writes the data to the transmission buffer. When all data is outputted, INTESO<ITX0C> will be set to generate the INTTX0 interrupt.




Figure 3.10.19 Transmission Operation in I/O Interface Mode (SCLK0 output mode)

In SCLK Input Mode, 8-bit data is output from the TXD0 pin when the SCLK0 input becomes active after the data has been written to the transmission buffer by the CPU.

When all data is outputted, INTESO<ITX0C> will be set to generate INTTX0 interrupt.




Figure 3.10.20 Transmission Operation in I/O Interface Mode (SCLK0 input mode)

b. Receiving

In SCLK output mode, the synchronous clock is outputted from SCLK0 pin and the data is shifted to receiving buffer 1. This starts when the receive interrupt flag INTESO<IRX0C> is cleared by reading the received data. When 8-bit data are received, the data will be transferred to receiving buffer 2 (SC0BUF according to the timing shown below) and INTESO<IRX0C> will be set to generate INTRX0 interrupt.

The outputting for the first SCLK0 starts by setting SC0MOD0<RXE> to 1.




Figure 3.10.21 Receiving Operation in I/O Interface Mode (SCLK0 output mode)

In SCLK input mode, the data is shifted to receiving buffer 1 when the SCLK input becomes active after the receive interrupt flag INTESO<IRXOC> is cleared by reading the received data. When 8-bit data is received, the data will be shifted to receiving buffer 2 (SC0BUF according to the timing shown below) and INTESO<IRXOC> will be set again to be generate INTRX0 interrupt.




Figure 3.10.22 Receiving Operation in I/O Interface Mode (SCLK0 input mode)

Note: If receiving, set to the receive enable state (SC0MOD0<RXE> = 1) in both SCLK input mode and output mode.

c. Transmission and receiving (Full duplex mode)

When the full duplex mode is used, set the level of receive interrupt to "0" and set enable the interrupt level (1 to 6) to the Transfer interrupts. In the transfer interrupt program, the receiving operation should be done like the below example before setting the next transfer data.


```
Example: Channel 0, SCLK output
     Baud rate = 9600 \text{ bps}
    fc = 14.7456 \text{ MHz}
      * Clock state
      System clock: High frequency (fs)
      Clock gear:
                     1 (fc)
      Prescaler clock: fFPH
  Main routine
             7 6
                    5
                            3
                               2
                                    1 0
 INTES0
                                               Set transmission interrupt level, and disable receiving
                                               interrupt.
 P9CR
                                               Set to P90 (TXD0) and P92 (SCLK0).
 P9FC
 SC0MOD0
                     0
                                    0
                                        0
                                               Set to I/O interface mode.
                            0
 SC0MOD1
                     0
                        0
                                0
                                    0
                                        0
                                               Set to full duplex mode.
 SC0CR
                                               SCLK out, transmit on negative edge, receive on positive
                                               edge
 BR0CR
                                               Set to 9600 bps.
 SC0MOD0
            0
                 0
                            0
                                0
                                    0
                                        0
                                               Enable receiving
 SC0BUF
                                               Set the transfer data.
 INTTX0 interrupt routine
 Acc←SC0BUF
                                               Read the receiving data.
 SC0BUF
                                               Set the next transfer data.
  X: Don't care, -: No change
```

(2) Mode 1 (7-bit UART mode)

7-bit UART mode is selected by setting serial channel mode register SC0MOD0 < SM1:0 > to 01.

In this mode, a parity bit can be added. Use of a parity bit is enabled or disabled by the setting of the serial channel control register SC0CR<PE> bit; whether even parity or odd parity will be used is determined by the SC0CR<EVEN> setting when SC0CR<PE> is set to 1 (Enabled).


Setting example: When transmitting data of the following format, the control registers should be set as described below. This explanation applies to channel 0.



(3) Mode 2 (8-bit UART mode)

8-bit UART mode is selected by setting SC0MOD0<SM1:0> to 10. In this mode, a parity bit can be added (use of a parity bit is enabled or disabled by the setting of SC0CR<PE>); whether even parity or odd parity will be used is determined by the SC0CR<EVEN> setting when SC0CR<PE> is set to 1 (Enabled).

Setting example: When receiving data of the following format, the control registers should be set as described below.



* Clock state

```
System clock: High frequency (fc)
Clock gear: 1 (fc)
Prescaler clock: f<sub>FPH</sub>
```

Main settings

Interrupt processing

X: Don't care, -: No change


(4) Mode 3 (9-bit UART mode)

9-bit UART mode is selected by setting SC0MOD0<SM1:0> to 11. In this mode parity bit cannot be added.

In the case of transmission the MSB (9th bit) is written to SC0MOD0<TB8>. In the case of receiving it is stored in SC0CR<RB8>. When the buffer is written and read, the MSB is read or written first, before the rest of the SC0BUF data.

Wakeup function

In 9-bit UART mode, the wakeup function for slave controllers is enabled by setting SC0MOD0<WU> to 1. The interrupt INTRX0 occurs only when <RB8>=1.




Note: The TXD pin of each slave controller must be in open-drain output mode.

Figure 3.10.23 Serial Link Using Wakeup Function

Protocol

- a. Select 9-bit UART mode on the master and slave controllers.
- b. Set the SC0MOD0<WU> bit on each slave controller to 1 to enable data receiving.
- c. The master controller transmits one-frame data including the 8-bit select code for the slave controllers. The MSB (Bit8)<TB8> is set to "1".




- d. Each slave controller receives the above frame. If it matches with own select code, clears<WU> bit to "0".
- e. The master controller transmits data to the specified slave controller whose SC0MOD0<WU> bit is cleared to "0". The MSB (Bit8)<TB8> is cleared to "0".



f. The other slave controllers (whose<WU> bits remain at 1) ignore the received data because their MSB (Bit8 or <RB8>) are set to "0", disabling INTRX0 interrupts.

The slave controller (<WU> bit = "0") can transmit data to the master controller, and it is possible to indicate the end of data receiving to the master controller by this transmission.

Example: To link two slave controllers serially with the master controller using the system clock fsys as the transfer clock.



• Master controller setting

Main routine

```
P9CR
                               } Set P90 to TXD0 pin. Set P91 to RXD0 pin.
P9FC
          ← - - - - X 1
INTES0
          Set INTTX0 to enable, set interrupts level to level 4.
                                  Set INTRX0 to enable, set interrupt level to level 5.
Set to 9-bit UART mode, and set transfer clock to f<sub>SYS</sub>
          \leftarrow \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 1
                                  Set select code of slave 1.
Interrupt routine (INTTX0)
                                  Clear<TB8> to "0".
SC0BUF ← * * * * * * * *
                                  Set transmission data.
```

Slave setting

Main routine

Then SC0MOD0 \leftarrow ---0

```
 \begin{array}{lll} \text{P9CR} & \leftarrow - - - - - - & 0 & 1 \\ \text{P9FC} & \leftarrow - - - - - - & X & 1 \\ \text{ODE} & \leftarrow X & X & X & X & - - & - & 1 \\ \text{INTES0} & \leftarrow X & 1 & 0 & 1 & X & 1 & 1 & 0 \\ \text{SC0MOD0} & \leftarrow & 0 & 0 & 1 & 1 & 1 & 1 & 0 \\ \text{SC0MOD0} & \leftarrow & 0 & 0 & 1 & 1 & 1 & 1 & 0 \\ \text{Interrupt routine (INTRX0)} \end{array}  Set P90 to TXD0 (Open-drain output) and P91 to RXD0. Set INTTX0 and INTRX0 to enable. Set to<WU> = "1" in 9-bit UART mode, and set transfer clock fsys.  \begin{array}{c} \text{Set NTRX0} \\ \text{Set NTXX0} \\ \text{Set NT
```

Clear<WU> to "0".

TOSHIBA

3.10.5 Support for IrDA

SIO0 includes support for the IrDA 1.0 infrared data communication specification. Figure 3.10.24 shows the block diagram.




Figure 3.10.24 Block Diagram of IrDA

(1) Modulation of transmission data

When the transmission data is 0, output "H" level with either 3/16 or 1/16 times for width of baud rate (Selectable in software). When data is "1", modem output "L" level.




Figure 3.10.25 Example of Modulation of Transmission Data

(2) Modulation of receiving data

When the receive data has the effective high level pulse width (Software selectable), the modem outputs "0" to SIO0. Otherwise modem outputs "1" to SIO0. Receive pulse logic is selectable by SIRCR<RXSEL>.




Figure 3.10.26 Example of Modulation of Receiving Data

(3) Data format

Format of transmission/receiving must set to data length 8 bits, without parity bit, 1-bit of stop bit.

Any other settings don't guarantee the normal operation.

(4) SFR

Figure 3.10.27 shows the control register SIRCR. If change setting this register, must set it after set operation of transmission/receiving to disable (Both <TXEN> and <RXEN> of this register should be cleared to 0).

Any changing for this register during transmission or receiving operation doesn't guarantee the normal operation.

The following example describes how to set this register:

1) SIO setting ; Set SIO side.

2) LD (SIRCR), 07H ; Set receiving effect pulse width to 8/16.

3) LD (SIRCR), 37H ; Enable transmission/receiving by setting $\TXEN>$, $\RXEN>$ bit to "1".

4) Start of transmission/receiving ; The modem operates as follows:

· SIO0 starts transmitting.

· IR receiver starts receiving.

(5) Notes

1. Making baud rate when using IrDA

In baud rate during using IrDA, must set "01" to SC0MOD0<SC1:0> in SIO by using baud rate generator.

TAOTRG, fsys, SCLK0 input of except for it can not using.

2. Output pulse width and baud rate generator during transmission IrDA As the IrDA 1.0 physical layer specification, the data transfer speed and infrared pulse width is specified.

Transfer Rate	Modulation	Transfer Rate Tolerance (% of Rate)	Minimum of Pulse Width	Typical of Pulse Width 3/16	Maximum of Pulse Width
2.4 kbps	RZI	±0.87	1.41 μs	78.13 μs	88.55 μs
9.6 kbps	RZI	±0.87	1.41 μs	19.53 μs	22.13 μs
19.2 kbps	RZI	±0.87	1.41 μs	9.77 μs	11.07 μs
38.4 kbps	RZI	±0.87	1.41 μs	4.88 μs	5.96 μs
57.6 kbps	RZI	±0.87	1.41 μs	3.26 μs	4.34 μs
115.2 kbps	RZI	±0.87	1.41 μs	1.63 μs	2.23 μs

Table 3.10.5 Specification of Transfer Rate and Pulse Width

The infra-red pulse width is specified either band rate $T \times 3/16$ or 1.6 μs (1.6 μs is equal to $T \times 3/16$ pulse width when band rate is 115.2 kbps).

The TMP91CP27 has function that selectable the pulse width in during transmitting to either 3/16 or 1/16. But T \times 1/16 pulse width can be selected when the baud rate is equal or less than 38.4 kbps only. When 57.6 kbps and 115.2 kbps, the output pulse width should not be set to T \times 1/16.

As the same reason, +(16 - K)/16 division function in the baud rate generator of SIO0 cannot be used to generate 115.2 kbps baud rate.

Also when the 38.4 kbps and 1/16 pulse width, +(16-K)/16 division function can not be used. Table 3.10.6 shows baud rate and pulse width for (16-K)/16 division function.


Table 6.16.6 Bada Nate and False Width For (16 17) 16 Bivision False in							
Pulse Width	Baud Rate						
ruise Widili	115.2 kbps	57.6 kbps	38.4 kbps	19.2 kbps	9.6 kbps	2.4 kbps	
T × 3/16	×	0	0	0	0	0	
T v 1/16	_	_	~	0	0	0	

Table 3.10.6 Baud Rate and Pulse Width For (16 - K)/16 Division Function

 $[\]circ$: Can be used (16 – K)/16 division function.

 $[\]times$: Cannot be used (16 – K)/16 division function.

⁻: Cannot be set to T \times 1/16 pulse width.



Note: If baud rate is late and secure of pulse width of IrDA 1.0 standard (Min 1.6 μ s) is enable, reducing infrared ray lighting time and consumption power by setting this bit to "1" are enable.

Figure 3.10.27 IrDA Control Register

3.11 Serial Bus Interface (SBI)

The TMP91CP27 has a 1-channel serial bus interface which employs a clocked-synchronous 8-bit SIO mode and an I²C bus mode (Multi muster).

The serial bus interface is connected to an external device through P61 (SDA) and P62 (SCL) in the I²C bus mode; and through P60 (SCK), P61 (SO), and P62 (SI) in the clocked-synchronous 8-bit SIO mode.

Each pin is specified as follows.

	ODE <ode62, 61=""></ode62,>	P6CR <p62c:60c></p62c:60c>	P6FC <p62f:60f></p62f:60f>
I ² C bus mode	11	11X	11X
Clock synchronous 8-bit SIO mode	xx	011 010	X11

X: Don't care

3.11.1 Configuration




Figure 3.11.1 Serial Bus Interface (SBI)

3.11.2 Control

The following registers are used to control the serial bus interface and monitor the operation status.

- Serial bus interface control register 1 (SBI0CR1)
- Serial bus interface control register 2 (SBI0CR2)
- Serial bus interface data buffer register (SBI0DBR)
- I2C bus address register (I2C0AR)
- Serial bus interface status register (SBI0SR)
- Serial bus interface baud rate register 0 (SBI0BR0)
- Serial bus interface baud rate register 1 (SBI0BR1)


The above registers differ depending on a mode to be used.

Refer to Section, " $3.11.4~I^2C$ Bus Mode Control Register" and "3.11.7~Clocked Synchronous 8-Bit SIO Mode Control."


3.11.3 Data Format in I²C Bus Mode

Data format in I²C bus mode is shown Figure 3.11.2.


(a) Addressing format



(b) Addressing format (With restart)



(c) Free data format (Transfer-format transfer from master device to slave device.)




S: Start condition R/\overline{W} : Direction bit ACK: Acknowledge bit P: Stop condition

Figure 3.11.2 Data Format in I²C Bus Mode

3.11.4 I²C Bus Mode Control Register

The following registers are used to control and monitor the operation status when using the serial bus interface (SBI) in the I²C bus mode.



Note 1: Set the <BC2:0> to "000" before switching to a clock-synchronous 8-bit SIO mode.

Figure 3.11.3 Register for I²C Bus Mode

Note 2: For the frequency of the SCL line clock, see section 3.11.5, (3) "Serial clock".

Note 3: After reset, default value of <SCK0> is cleared to "0". Also, default value of <SWRMON> is set to "1".


Serial Bus Interface Control Register 2 6 Bit symbol TRX ВВ PIN SBIM1 SBIM0 SWRST1 SWRST0 MST SBI0CR2 (0243H) Read/Write W W (Note 1) W (Note 1) After reset 0 0 0 0 Function Serial bus interface Software reset control Master/ Transmitter/ Start/stop Cancel condition INTSBI write "10" and "01" in slave receiver operation mode selection selection generation interrupt selection (Note 2) order, then an internal Read-00: Port mode request reset signal is modify-write 01: SIO mode generated. instruction is prohibited. 10: I²C bus mode (Reserved) Serial bus interface operating mode selection (Note 2) 00 Port mode (Serial bus interface output disabled) Clocked synchronous 8-bit SIO mode 10 I²C bus mode (Reserved) INTSBI interrupt request 0 Cancel interrupt request Start/stop condition generation Generates the stop condition Generates the start condition Transmitter/receiver selection 0 Receiver 1 Transmitter Master/slave selection 0 Slave Master

Note 1: Reading this register function as SBI0SR register.

Note 2: Switch a mode to port mode after confirming that the bus is free.


Switch a mode between I²C bus mode and clock-synchronous 8-bit SIO mode after confirming that input signals via port are high level.

Figure 3.11.4 Register for I²C Bus Mode



Note: Writing in this register functions as SBI0CR2.

Figure 3.11.5 Register for I²C Bus Mode



Note 1: When writing transmitted data, start from the MSB (Bit7). Receiving data is placed from LSB (Bit0).

Note 2: SBI0DBR can't be read the written data. Therefore read-modify-write insturction (e.g., "BIT" instruction) is prohibitted.

Note 3: Written data in SBI0DBR is cleared by INTSBI signal.

I²C Bus Address Register 7 6 5 4 3 2 0 SA4 SA3 SA2 SA0 ALS I2C0AR SA6 SA5 SA1 Bit symbol (0242H)Read/Write W After reset 0 0 0 0 0 0 0 0 Readmodify-write Address Function instruction is recognition Slave address selection for when device is operating as slave device prohibited. mode specification

Address recognition mode specification

O Slave address recognition

Slave address recognition
 Non slave address recognition

Figure 3.11.6 Register for I²C Bus Mode

3.11.5 Control in I²C Bus Mode

(1) Acknowledge mode specification

Set the SBIOCR1<ACK> to 1 for operation in the acknowledge mode. The TMP91CP27 generates an additional clock pulse for an acknowledge signal when operating in master mode. In the transmitter mode during the clock pulse cycle, the SDA pin is released in order to receive the acknowledge signal from the receiver. In the receiver mode during the clock pulse cycle, the SDA pin is set to the low in order to generate the acknowledge signal.

Clear the <ACK> to 0 for operation in the non-acknowledge mode, the TMP91CP27 does not generate a clock pulse for the acknowledge signal when operating in the master mode.

(2) Select number of transfer bits


The SBI0CR1<BC2:0> is used to select a number of bits for next transmission and receiving data.

Since the <BC2:0> is cleared to 000 as a start condition, a slave address and direction bit transmission are executed in 8 bits. Other than these, the <BC2:0> retains a specified value.

(3) Serial clock

a. Clock source

The SBI0CR1<SCK2:0> is used to select a maximum transfer frequency outputted on the SCL pin in master mode.



Note 1: f_{SBI} shows f_{FPH}.

Note 2: It's prohibit to use fc/16 prescaler clock (SYSCR0<PRCK1:0> = "10") when using SBI block. (I²C bus and clocked synchronous)

Figure 3.11.7 Clock Source

b. Clock synchronization

In the I²C bus mode, in order to wired-AND a bus, a master device which pulls down a clock line to low-level, in the first place, invalidate a clock pulse of another master device which generates a high-level clock pulse. The master device with a high-level clock pulse needs to detect the situation and implement the following procedure.

The TMP91CP27 has a clock synchronization function for normal data transfer even when more than one master exists on the bus.

The example explains the clock synchronization procedures when two masters simultaneously exist on a bus.




Figure 3.11.8 Clock Synchronization

As master A pulls down the internal SCL output to the low level at point "a", the SCL line of the bus becomes the low level. After detecting this situation, Master B resets a counter of high-level width of an own clock pulse and sets the internal SCL output to the low level.

Master A finishes counting low-level width of an own clock pulse at point "b" and sets the internal SCL output to the high level. Since master B holds the SCL line of the bus at the low level, master A wait for counting high-level width of an own clock pulse. After master B finishes counting low-level width of an own clock pulse at point "c" and master A detects the SCL line of the bus at the high level, and starts counting high level of an own clock pulse. The clock pulse on the bus is determined by the master device with the shortest high-level width and the master device with the longest low-level width from among those master devices connected to the bus.

(4) Slave address and address recognition mode specification

When the TMP91CP27 is used as a slave device, set the slave address <SA6:0> and <ALS> to the I2C0AR. Clear the <ALS> to "0" for the address recognition mode.

(5) Master/slave selection

Set the SBI0CR2<MST> to "1" for operating the TMP91CP27 as a master device. Clear the SBI0CR2<MST> to "0" for operation as a slave device. The <MST> is cleared to "0" by the hardware after a stop condition on the bus is detected or arbitration is lost.

(6) Transmitter/receiver selection

Set the SBI0CR2<TRX> to "1" for operating the TMP91CP27 as a transmitter. Clear the <TRX> to "0" for operation as a receiver. In slave mode, when transfer data in addressing format, when received slave address is same value with setting value to I2C0AR, or GENERAL CALL is received (All 8-bit data are "0" after a start condition), the <TRX> is set to "1" by the hardware if the direction bit (R/\overline{W}) sent from the master device is "1", and <TRX> is cleared to "0" by the hardware if the bit is "0". In the Master Mode, after an Acknowledge signal is returned from the slave device, the <TRX> is cleared to "0" by the hardware if a transmitted direction bit is "1", and is set to "1" by the hardware if it is "0". When an acknowledge signal is not returned, the current condition is maintained.

The <TRX> is cleared to "0" by the hardware after a stop condition on the bus is detected or arbitration is lost.

(7) Start/stop condition generation

When the SBI0SR<BB> is "0", slave address and direction bit which are set to SBI0DBR are output on a bus after generating a start condition by writing "1" to the SBI0CR2<MST, TRX, BB, PIN>. It is necessary to set transmitted data to the data buffer register (SBI0DBR) and set "1" to <ACK> beforehand.




Figure 3.11.9 Generation of Start Condition and Slave Address

When the <BB> is "1", a sequence of generating a stop condition is started by writing "1" to the <MST, TRX, PIN>, and "0" to the <BB>. Do not modify the contents of <MST, TRX, BB, PIN> until a stop condition is generated on a bus.




Figure 3.11.10 Generation of Stop Condition

The state of the bus can be ascertained by reading the contents of SBIOSR<BB>. SBIOSR<BB> will be set to 1 if a start condition has been detected on the bus, and will be cleared to 0 if a stop condition has been detected (Bus free status).

And about generation of stop condition in master mode, there are some limitation points. Please refer to section 3.11.6, (4) "Stop condition generation".

(8) Interrupt service requests and interrupt cancellation

When a serial bus interface interrupt request (INTSBI) occurs, the SBI0CR2<PIN> is cleared to "0". During the time that the SBI0CR2<PIN> is "0", the SCL line is pulled down to the low level.

The <PIN> is cleared to "0" when a 1 word of data is transmitted or received. Either writing/reading data to/from SBI0DBR sets the <PIN> to "1".

The time from the <PIN> being set to "1" until the SCL line is released takes tLOW.

In the address recognition mode (<ALS> = 0), <PIN> is cleared to "0" when the received slave address is the same as the value set at the I2COAR or when a GENERAL CALL is received (All 8-bit data are "0" after a start condition). Although SBIOCR2 <PIN> can be set to "1" by the program, the <PIN> is not clear it to "0" when it is written "0".

(9) Serial bus interface operation mode selection

SBIOCR2<SBIM1:0> is used to specify the serial bus interface operation mode. Set SBIOCR2<SBIM1:0> to "10" when the device is to be used in I²C bus mode after confirming pin condition of serial bus interface to "H".

Switch a mode to port after confirming a bus is free.

(10) Arbitration lost detection monitor

Since more than one master device can exist simultaneously on the bus in I²C bus mode, a bus arbitration procedure has been implemented in order to guarantee the integrity of transferred data.

Data on the SDA line is used for I²C bus arbitration.

The following shows an example of a bus arbitration procedure when two master devices exist simultaneously on the bus. Master A and master B output the same data until point "a". After master A outputs "L" and master B, "H", the SDA line of the bus is wire-AND and the SDA line is pulled down to the low level by master A. When the SCL line of the bus is pulled up at point b, the slave device reads the data on the SDA line, that is, data in master A. A data transmitted from master B becomes invalid. The state in master B is called "ARBITRATION LOST". Master B device that loses arbitration releases the internal SDA output in order not to affect data transmitted from other masters with arbitration. When more than one master sends the same data at the first word, arbitration occurs continuously after the second word.




Figure 3.11.11 Arbitration Lost

The TMP91CP27 compares the levels on the bus's SDA line with those of the internal SDA output on the rising edge of the SCL line. If the levels do not match, arbitration is lost and SBI0SR<AL> is set to "1".

When SBIOSR<AL> is set to "1", SBIOSR<MST, TRX> are cleared to "0" and the mode is switched to slave receiver mode. Thus, clock output is stopped in data transfer after setting <AL> = "1".

SBIOSR<AL> is cleared to "0" when data is written to or read from SBIODBR or when data is written to SBIOCR2.




Figure 3.11.12 Example of When TMP91CP27 is a Master Device B (D7A = D7B, D6A = D6B)

(11) Slave address match detection monitor

SBIOSR<AAS> is set to "1" in slave mode, in address recognition mode (e.g., when I2COAR<ALS> = "0"), when a GENERAL CALL is received, or when a slave address matches the value set in I2COAR. When I2COAR<ALS> = "1", SBIOSR<AAS> is set to "1" after the first word of data has been received. SBIOSR<AAS> is cleared to "0" when data is written to or read from the data buffer register SBIODBR.

(12) General call detection monitor

SBI0SR<AD0> is set to "1" in slave mode, when a GENERAL CALL is received (All 8-bit received data is "0" after a start condition). SBI0SR<AD0> is cleared to "0" when a start condition or stop condition is detected on the bus.

(13) Last received bit monitor

The SDA line value stored at the rising edge of the SCL line is set to the SBI0SR<LRB>. In the acknowledge mode, immediately after an INTSBI interrupt request is generated, an acknowledge signal is read by reading the contents of the SBI0SR<LRB>.

(14) Software reset function

The software reset function is used to initialize the SBI circuit, when SBI is rocked by external noises, etc.

An internal reset signal pulse can be generated by setting SBI0CR2<SWRST1:0> to "10" and "01". This initializes the SBI circuit internally. All command (except SBI0CR2<SBIM1:0>) registers and status registers are initialized as well.

SBIOCR1<SWRMON> is automatically set to "1" after the SBI circuit has been initialized.

(15) Serial bus interface data buffer register (SBI0DBR)

The received data can to read and transmission data can to write by reading or writing SBI0DBR.

In the master mode, after the start condition is generated the slave address and the direction bit are set in this register.

(16) I²C bus address register (I2C0AR)

I2C0AR<SA6:0> is used to set the slave address when the TMP91CP27 functions as a slave device.

The slave address outputted from the master device is recognized by setting the I2COAR<ALS> to "0". The data format is the addressing format. When the slave address is not recognized at the <ALS> = "1", the data format is the free data format.

(17) Baud rate register (SBI0BR1)

Write "1" to SBI0BR1<P4EN> before operation commences.

(18) Setting register for IDLE2 mode operation (SBI0BR0)

SBI0BR0<I2SBI0> is the register setting operation/stop during IDLE2 mode. Therefore, setting <I2SBI0> is necessary before the HALT instruction is executed.

3.11.6 Data Transfer In I²C Bus Mode

(1) Device initialization

Set the SBI0BR1<P4EN>, SBI0CR1<ACK, SCK2:0>, set SBI0BR1 to "1" and clear bits 7 to 5 and 3 in the SBI0CR1 to "0".

Set a slave address $\langle SA6:0 \rangle$ and the $\langle ALS \rangle$ = "0" when an addressing format) to the I2C0AR.

For specifying the default setting to a slave receiver mode, clear "0" to the <MST, TRX, BB> and set "1" to the <PIN>, "10" to the <SBIM1:0>.

(2) Start condition and slave address generation

a. Master mode

In the master mode, the start condition and the slave address are generated as follows.

Check a bus free status (when $\langle BB \rangle = "0"$).

Set the SBI0CR1<ACK> to "1" (Acknowledge mode) and specify a slave address and a direction bit to be transmitted to the SBI0DBR.

When SBI0CR2<BB> = "0", the start condition are generated by writing "1111" to SBI0CR2<MST, TRX, BB, PIN>. Subsequently to the start condition, nine clocks are output from the SCL pin. While eight clocks are output, the slave address and the direction bit which are set to the SBI0DBR. At the 9th clock, the SDA line is released and the acknowledge signal is received from the slave device.

An INTS2 interrupt request occurs at the falling edge of the 9th clock. The <PIN> is cleared to "0". In the master mode, the SCL pin is pulled down to the low level while <PIN> is "0". When an interrupt request occurs, the <TRX> is changed according to the direction bit only when an acknowledge signal is returned from the slave device.

b. Slave mode

In the slave mode, the start condition and the slave address are received.

After the start condition is received from the master device, while eight clocks are output from the SCL pin, the slave address and the direction bit that are output from the master device are received.

When a GENERAL CALL or the same address as the slave address set in I2C0AR is received, the SDA line is pulled down to the low level at the 9th clock, and the acknowledge signal is output.

An INTSBI interrupt request generate on the falling edge of the 9th clock. The <PIN> is cleared to "0". In slave mode the SCL line is pulled down to the low level while the <PIN> = "0".




Figure 3.11.13 Start Condition and Slave Address Generation

(3) 1-word data transfer

Check the <MST> by the INTSBI interrupt process after the 1-word data transfer is completed, and determine whether the mode is a master or slave.

a. If <MST> = "1" (Master mode)

Check the <TRX> and determine whether the mode is a transmitter or receiver. When the <TRX> = "1" (Transmitter mode)

Check the <LRB>. When <LRB> is "1", a receiver does not request data.
 Implement the process to generate a stop condition (Refer to 3.11.6 (4)) and terminate data transfer.

When the <LRB> is "0", the receiver requests new data. When the next transmitted data is 8 bits, write the transmitted data to SBI0DBR. When the next transmitted data is other than 8 bits, set the <BC2:0> <ACK> and write the transmitted data to SBI0DBR. After written the data, <PIN> becomes "1", a serial clock pulse is generated for transferring a new 1 word of data from the SCL pin, and then the 1-word data is transmitted. After the data is transmitted, an INTSBI interrupt request generates. The <PIN> becomes "0" and the SCL line is pulled down to the low level. If the data to be transferred is more than one word in length, repeat the procedure from the <LRB> checking above.




Figure 3.11.14 Example in Which <BC2:0> = "000" and <ACK> = "1" (Transmitter mode)

When the <TRX> is "0" (Receiver mode)

When the next transmitted data is other than 8 bits, set <BC2:0> <ACK> and read the received data from SBI0DBR to release the SCL line (Data which is read immediately after a slave address is sent is undefined). After the data is read, <PIN> becomes "1". Serial clock pulse for transferring new 1 word of data is defined SCL and outputs "L" level from SDA pin with acknowledge timing.

An INTSBI interrupt request then generates and the <PIN> becomes "0", Then the TMP91CP27 pulls down the SCL pin to the low level. The TMP91CP27 outputs a clock pulse for 1-word of data transfer and the acknowledge signal each time that received data is read from the SBI0DBR.




Figure 3.11.15 Example of When <BC2:0> = "000" and <ACK> = "1" (Receiver mode)

In order to terminate the transmission of data to a transmitter, clear <ACK> to "0" before reading data which is 1-word before the last data to be received. The last data word does not generate a clock pulse as the acknowledge signal. After the data has been transmitted and an interrupt request has been generated, set <BC2:0> to "001" and read the data. The TMP91CP27 generates a clock pulse for a 1-bit data transfer. Since the master device is a receiver, the SDA line on the bus remains high. The transmitter receives the high signal as an ACK signal. The receiver indicates to the transmitter that data transfer is complete.

After the one data bit has been received and an interrupt request been generated, the TMP91CP27 generates a stop condition (See Section 3.11.6 (4)) and terminates data transfer.




Figure 3.11.16 Termination of Data Transfer (Master receiver mode)

b. If $\langle MST \rangle = 0$ (Slave mode)

In the slave mode the TMP91CP27 operates either in normal slave mode or in slave mode after losing arbitration.

In the slave mode, an INTSBI interrupt request occurs when the TMP91CP27 receives a slave address or a GENERAL CALL from the master device, or when a GENERAL CALL is received and data transfer is complete, or after matching received address. In the master mode, the TMP91CP27 operates in a slave mode if it losing arbitration. An INTSBI interrupt request generate when a word data transfer terminates after losing arbitration. When an INTSBI interrupt request generate the <PIN> is cleared to "0" and the SCL pin is pulled down to the low level. Either reading/writing from/to the SBI0DBR or setting the <PIN> to "1" will release the SCL pin after taking tLOW time.

Check the SBIOSR<AL>, <TRX>, <AAS>, and <ADO> and implements processes according to conditions listed in the next table.

Table 3.11.1 Operation in the Slave Mode

4TDVs	۰۸۱۰	4A A C >		Conditions	
<trx></trx>	<al></al>	<aas></aas>	<ad0></ad0>	Conditions	Process
1	1	1	0	The TMP91CP27 loses arbitration when transmitting a slave address, and receives a slave address for which the value of the direction bit sent from another master is "1".	Set the number of bits of single word to <bc2:0>, and write the transmit data to SBI0DBR</bc2:0>
	0	1	0	In slave receiver mode, the TMP91CP27 receives a slave address for which the value of the direction bit sent from the master is "1".	
		0	0	In slave transmitter mode, transmission of data of single word is terminated.	Check the <lrb> setting. If <lrb> is set to "1", set <pin> to "1" since the receiver win no request the data which follows. Then, clear <trx> to "0" to release the bus. If <lrb> is cleared to "0" of and write the transmitted data to SBIODBR since the receiver requests next data.</lrb></trx></pin></lrb></lrb>
0	1	1	1/0	The TMP91CP27 loses arbitration when transmitting a slave address, and receives a slave address or GENERAL CALL for which the value of the direction bit sent from another master is "0".	Read the SBI0DBR for setting the <pin> to "1" (reading dummy data) or set the <pin> to "1".</pin></pin>
		0	0	The TMP91CP27 loses arbitration when transmitting a slave address or data, and terminates word data transfer.	
	0	1	1/0	In slave receiver mode the TMP91CP27 receives a slave address or GENERAL CALL for which the value of the direction bit sent from the master is "0".	
		0	1/0	In slave receiver mode the TMP91CP27 terminates receiving word data.	Set <bc2:0> to the number of bits in a word and read the received data from SBI0DBR.</bc2:0>

(4) Stop condition generation

When SBIOSR<BB> = 1, the sequence for generating a stop condition start by writing "1" to SBIOCR2<MST, TRX, PIN> and "0" to SBIOCR2<BB>. Do not modify the contents of SBIOCR2<MST, TRX, PIN, BB> until a stop condition has been generated on the bus. When the bus's SCL line has been pulled Low by another device, the TMP91CP27 generates a stop condition when the other device has released the SCL line and SDA pin rising.

When SBI0CR2<MST, TRX, PIN> are written "1" and <BB> is written "0" (Generate stop condition in master mode), <BB> changes to "0" by internal SCL changes to "1", without waiting stop condition. To check whether SCL and SDA pin are "1" by sensing their ports is needed to detect bus free condition.




Figure 3.11.17 Stop Condition Generation (Single master)




Figure 3.11.18 Stop Condition Generation (Multi master)

(5) Restart

Restart is used during data transfer between a master device and a slave device to change the data transfer direction.

The following description explains how to restart when the TMP91CP27 is in master mode.

Clear SBIOCR2<MST, TRX, BB> to 0 and set SBIOCR2<PIN> to 1 to release the bus. The SDA line remains high and the SCL pin is released. Since a stop condition has not been generated on the bus, other devices assume the bus to be in busy state.

And confirm SCL pin, that SCL pin is released and become bus-free state by SBIOSR <BB> = "0" or signal level "1" of SCL pin in port mode. Check the <LRB> until it becomes 1 to check that the SCL line on a bus is not pulled down to the low level by other devices. After confirming that the bus remains in a free state, generate a start condition using the procedure described in 3.11.6 (2).

In order to satisfy the setup time requirements when restarting, take at least 4.7 μs of waiting time by software from the time of restarting to confirm that the bus is free until the time to generate the start condition.





Figure 3.11.19 Timing Chart for Generate Restart

Clocked Synchronous 8-Bit SIO Mode Control

The following registers are used to control and monitor the operation status when the serial bus interface (SBI) is being operated in clocked synchronous 8-bit SIO mode.




Serial Bus Interface Data Buffer Register SBI0DBR DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Bit symbol (0241H)Read/Write R (Receiver)/W (Transfer) Undefined After reset modify-write

Read-

instruction is prohibited.

Figure 3.11.20 Register for SIO Mode



Note 1: Set the SBI0CR1<BC2:0> to "000" before switching to a clocked-synchronous 8-bit SIO mode.

Note 2: Please always write "00" to SBICR2<1:0>.




Figure 3.11.21 Register for SIO Mode




Figure 3.11.22 Register for SIO Mode

(1) Serial clock

a. Clock source

SBI0CR1<SCK2:0> is used to select the following functions:

Internal clock

In internal clock mode one of seven frequencies can be selected. The serial clock signal is output to the outside on the SCK pin. The SCK pin goes high when data transfer starts. When the device is writing (in transmit mode) or reading (in receive mode), data cannot follow the serial clock rate, so an automatic wait function is executed which automatically stops the serial clock and holds the next shift operation until reading or writing has been completed.




Figure 3.11.23 Automatic Wait Function

External clock (<SCK2:0> = "111")

An external clock input via the SCK pin is used as the serial clock. In order to ensure the integrity of shift operations, both the high and low-level serial clock pulse widths shown below must be maintained. The maximum data transfer frequency is 1 MHz (when fc = 16 MHz).




Figure 3.11.24 Maximum Data Transfer Frequency When External Clock Input Used

b. Shift edge

Data is transmitted on the leading edge of the clock and received on the trailing edge.

Leading edge shift

Data is shifted on the leading edge of the serial clock (on the falling edge of the SCK pin input/output).

Trailing edge shift

Data is shifted on the trailing edge of the serial clock (on the rising edge of the SCK pin input/output).




Figure 3.11.25 Shift Edge

(2) Transfer modes

The SBI0CR1<SIOM1:0> is used to select a transmit, receive or transmit/receive mode.

a. 8-bit transmit mode

Set a control register to a transmit mode and write transmit data to the SBIODBR.

After the transmit data is written, set the SBI0CR1<SIOS> to "1" to start data transfer. The transmitted data is transferred from SBI0DBR to the shift register and output to the SO pin in synchronized with the serial clock, starting from the least significant bit (LSB). When the transmission data is transferred to the shift register, the SBI0DBR becomes empty. An INTSBI (Buffer empty) interrupt request is generated to request new data.

When the internal clock is used, the serial clock will stop and automatic-wait function will be initiated if new data is not loaded to the data buffer register after the specified 8-bit data is transmitted. When new transmit data is written, automatic-wait function is canceled.


When the external clock is used, data should be written to SBI0DBR before new data is shifted. The transfer speed is determined by the maximum delay time between the time when an interrupt request is generated and the time when data is written to SBI0DBR by the interrupt service program.

When the transmit is started, after the SBI0SR<SIOF> goes "1" output from the SO pin holds final bit of the last data until falling edge of the SCK.

Transmitting data is ended by clearing the <SIOS> to "0" by the buffer empty interrupt service program or setting the <SIOINH> to "1". When the <SIOS> is cleared, the transmitted mode ends when all data is output. In order to confirm if data is surely transmitted by the program, set the <SIOF> (Bit3 of SBIOSR) to be sensed. The SBIOSR<SIOF> is cleared to "0" when transmitting is complete.

When the <SIOINH> is set to "1", transmitting data stops. SBIOSR<SIOF> turns "0".

When an external clock is used, it is also necessary to clear SBIOCR1<SIOS> to "0" before new data is shifted; otherwise, dummy data is transmitted and operation ends.






Figure 3.11.26 Transmission Mode

Example: Program to stop data transmission (when an external clock is used)

STEST1 : BIT SEF, (SBI0SR) ; If $\langle SEF \rangle = 1$ then loop

JR NZ, STEST1

STEST2 : BIT 0, (P6) ; If SCK = 0 then loop

JR Z, STEST2

LD (SBI0CR1), 00000111B ; $\langle SIOS \rangle \leftarrow 0$




Figure 3.11.27 Transmission Data Hold Time at End Transmit

b. 8-bit receive mode

Set the control register to receive mode and set SBI0CR1<SIOS> to "1" for switching to receive mode. Data is received into the shift register via the SI pin and synchronized with the serial clock, starting from the least significant bit (LSB). When 8-bit data is received, the data is transferred from the shift register to SBI0DBR. An INTSBI (Buffer full) interrupt request is generated to request that the received data be read. The data is then read from SBI0DBR by the interrupt service program.

When an internal clock is used, the serial clock will stop and the automatic wait function will be in effect until the received data has been read from SBIODBR.

When an external clock is used, since shift operation is synchronized with an external clock pulse, the received data should be read from SBI0DBR before the next serial clock pulse is input. If the received data is not read, any further data which is to be received is canceled. The maximum transfer speed when an external clock is used is determined by the delay time between the time when an interrupt request is generated and the time when the received data is read.

Receiving of data ends when <SIOS> is cleared to "0" by the buffer full interrupt service program or when <SIOINH> is set to "1". If <SIOS> is cleared to "0", received data is transferred to SBIODBR in complete blocks. The received mode ends when the transfer is complete. In order to confirm whether data is being received properly by the program, set SBIOSR<SIOF> to be sensed. <SIOF> is cleared to "0" when receiving has been completed. When it is confirmed that receiving has been completed, the last data is read. When <SIOINH> is set to "1", data receiving stops. <SIOF> is cleared to "0" (The received data becomes invalid, therefore no need to read it).

Note: When the transfer mode is changed, the contents of SBI0DBR will be lost. If the mode must be changed, conclude data receiving by clearing <SIOS> to "0", read the last data, then change the mode.




Figure 3.11.28 Receiving Mode (when an internal clock is used)

c. 8-bit transmit/receive mode

Set a control register to a transmit/receive mode and write data to SBI0DBR. After the data has been written, set SBI0CR1<SIOS> to "1" to start transmitting/receiving. When data is transmitted, the data is output via the SO pin, starting from the least significant bit (LSB) and synchronized with the leading edge of the serial clock signal. When data is received, the data is input via the SI pin on the trailing edge of the serial clock signal. 8-bit data is transferred from the shift register to SBI0DBR and an INTSBI interrupt request is generated. The interrupt service program reads the received data from the data buffer register and writes the data that is to be transmitted. SBI0DBR is used for both transmitting and receiving. Transmitted data should always be written after received data has been read.

When an internal clock is used, the automatic wait function will be in effect until the received data has been read and the next data has been written.

When an external clock is used, since the shift operation is synchronized with the external clock, received data is read and transmitted data is written before a new shift operation is executed. The maximum transfer speed when an external clock is used is determined by the delay time between the time when an interrupt request is generated and the time at which received data is read and transmitted data is written.

When transmission is started, after the SBI0SR<SIOF> goes "1" output from the SO pin holds final bit of the last data until falling edge of the SCK.

Transmitting/receiving data ends when <SIOS> is cleared to "0" by the INTSBI interrupt service program or when SBI0CR1<SIOINH> is set to "1". When <SIOS> is cleared to "0", received data is transferred to SBI0DBR in complete blocks. The transmit/receive mode ends when the transfer is complete. In order to confirm whether data is being transmitted/received properly by the program, set SBI0SR<SIOF> to be sensed. <SIOF> is set to "0" when transmitting/receiving has been completed. When <SIOINH> is set to 1, data transmitting/receiving stops. SBI0SR<SIOF> is then cleared to 0.

Note: When the transfer mode is changed, the contents of SBI0DBR will be lost. If the mode must be changed, conclude data transmitting/receiving by clearing <SIOS> to "0", read the last data, then change the transfer mode.




Figure 3.11.29 Transmission/Receiving Mode (when an internal clock is used)




Figure 3.11.30 Transmission Data Hold Time at End of Transmission/Receiving (Transmission/receiving mode)

3.12 Analog/Digital Converter

The TMP91CP27 incorporates a 10-bit successive approximation-type analog/digital converter (AD converter) with 4-channel analog input.

Figure 3.12.1 is a block diagram of the AD converter. The 4-channel analog input pins (AN0 to AN3) are shared with the input-only port 5 and can thus be used as an input port.

Note: When IDLE2, IDLE1 or STOP mode is selected, so as to reduce the power, with some timing the system may enter a stand-by mode even though the internal comparator is still enabled. Therefore be sure to check that AD converter operations are halted before a HALT instruction is executed.




Figure 3.12.1 Block Diagram of AD Converter

3.12.1 Control Register

The AD converter is controlled by the two AD mode control registers: ADMOD0 and ADMOD1. The AD conversion results are stored in 8 kinds of AD conversion data upper and lower registers: ADREG04H/L, ADREG15H/L, ADREG26H/L and ADREG37H/L.

Figure 3.12.2 to Figure 3.12.5 shows the registers related to the AD converter.





Figure 3.12.2 Register for AD Converter



Note: As pin AN3 also functions as the \overline{ADTRG} input pin, do not set <ADCH2:0> = "011" when using \overline{ADTRG} with <ADTRGE> = "1".

Figure 3.12.3 Register for AD Converter




Figure 3.12.4 Register for AD Converter

"0".




Figure 3.12.5 Register for AD Converter

the registers (ADREGxH, ADREGxL) is read, the flag is cleared to

3.12.2 Operation

(1) Analog reference voltage

A high-level analog reference voltage is applied to the AVCC pin; a low-level analog reference voltage is applied to the AVSS pin. To perform AD conversion, the reference voltage as the difference between AVCC and AVSS, is divided by 1024 using string resistance. The result of the division is then compared with the analog input voltage.

To turn off the switch between AVCC and AVSS, write "0" to ADMOD1<VREFON> in AD mode control register 1. To start AD conversion in the OFF state, first write "1" to ADMOD1<VREFON>, wait 3 µs until the internal reference voltage stabilizes (this is not related to fc), then set ADMOD0<ADS> to "1".

(2) Analog input channel selection

The analog input channel selection varies depends on the operation mode of the AD converter.

- In analog input channel fixed mode (ADMODO<SCAN> = "0")
 Setting ADMOD1<ADCH2:0> selects one of the analog input pins AN0 to AN3 as the input channel.
- In analog input channel scan mode (ADMOD0<SCAN> = "1")
 Setting ADMOD1<ADCH2:0> selects one of the 4 scan modes.

Table 3.12.1 Illustrates analog input channel selection in each operation mode.

After Reset, ADMOD0<SCAN> = "0" and ADMOD1<ADCH2:0> = "000". Thus pin AN0 is selected as the fixed input channel. Pins not used as analog input channels can be used as standard input port pins.

<adch2:0></adch2:0>	Channel Fixed <scan> = "0"</scan>	Channel Scan <scan> = "1"</scan>			
000	AN0	AN0			
001	AN1	$AN0 \rightarrow AN1$			
010	AN2	$AN0 \rightarrow AN1 \rightarrow AN2$			
011	AN3	$AN0 \to AN1 \to AN2 \to AN3$			
100					
101	Don	't select			
110	Don't select.				
111					

Table 3.12.1 Analog Input Channel Selection

(3) Starting AD conversion

To start AD conversion, write "1" to ADMODO<ADS> in AD mode control register 0, or ADMOD1<ADTRGE> in AD mode control register 1 and input falling edge on ADTRG pin. When AD conversion starts, the AD conversion busy flag ADMODO<ADBF> will be set to "1", indicating that AD conversion is in progress.

Writing "1" to ADMOD0<ADS> during AD conversion restarts conversion. At that time, to determine whether the AD conversion results have been preserved, check the value of the conversion data storage flag ADREGxL<ADRxRF>.

During AD conversion, a falling edge input on the ADTRG pin will be ignored.

(4) AD conversion modes and the AD conversion end interrupt

The 4 AD conversion modes are:

- Channel fixed single conversion mode
- Channel scan single conversion mode
- Channel fixed repeat conversion mode
- Channel scan repeat conversion mode

The ADMOD0<REPEAT> and ADMOD0<SCAN> settings in AD mode control register 0 determine the AD mode setting.

Completion of AD conversion triggers an AD conversion end interrupt request INTAD. Also, ADMOD0<EOCF> will be set to "1" to indicate that AD conversion has been completed.

a. Channel fixed single conversion mode

Setting ADMOD0<REPEAT> and ADMOD0<SCAN> to "00" selects channel fixed single conversion mode.

In this mode, data on one specified channel is converted once only. When the conversion has been completed, the ADMODO<EOCF> flag is set to "1", ADMODO<ADBF> is cleared to "0", and an INTAD interrupt request is generated.

b. Channel scan single conversion mode

Setting ADMOD0<REPEAT> and ADMOD0<SCAN> to "01" selects channel scan single conversion mode.

In this mode, data on the specified scan channels is converted once only. When scan conversion has been completed, ADMOD0<EOCF> is set to "1", ADMOD0<ADBF> is cleared to "0", and an INTAD interrupt request is generated.

c. Channel fixed repeat conversion mode

Setting ADMOD0<REPEAT> and ADMOD0<SCAN> to "10" selects channel fixed repeat conversion mode.

In this mode, data on one specified channel is converted repeatedly. When conversion has been completed, ADMOD0<EOCF> is set to "1" and ADMOD0<ADBF> is not cleared to "0" but held "1". INTAD interrupt request generation timing is determined by the setting of ADMOD0<ITM0>.

Clearing <ITM0> to "0" generates an interrupt request every time an AD conversion is completed.

Setting <ITM0> to "1" generates an interrupt request on completion of every fourth conversion.

d. Channel scaen repeat conversion mode

Setting ADMOD0<REPEAT> and ADMOD0<SCAN> to "11" selects channel scan repeat conversion mode.

In this mode, data on the specified scan channels is converted repeatedly. When each scan conversion has been completed, ADMOD0<EOCF> is set to "1" and an INTAD interrupt request is generated. ADMOD0<ADBF> is not cleared to "0" but held "1".

To stop conversion in a repeat conversion mode (e.g., in cases c. and d.), program a "0" to ADMOD0<REPEAT>. After the current conversion has been completed, the repeat conversion mode terminates and ADMOD0<ADBF> is cleared to "0".

Switching to a halt state (IDLE2 mode with ADMOD1<I2AD> cleared to "0", IDLE1 mode or STOP mode) immediately stops operation of the AD converter even when AD conversion is still in progress. In repeat conversion modes (e.g., in cases c. and d.), when the halt is released, conversion restarts from the beginning. In single conversion modes (e.g., in cases a. and b.), conversion does not restart when the halt is released (The converter remains stopped).

Table 3.12.2 shows the relationship between the AD conversion modes and interrupt requests.

Table 3.12.2 Relationship between the AD Conversion Modes and Interrupt Requests AD

Mode	Generation of	ADMOD0					
Mode	Interrupt Request	<itm0></itm0>	<repeat></repeat>	<scan></scan>			
Channel fixed single conversion mode	After completion of conversion	Х	0	0			
Channel scan single conversion mode	After completion of scan conversion	Х	0	1			
Channel fixed repeat	Every conversion	0	1	0			
conversion mode	Every forth conversion	1	I	O			
Cannel scan repeat conversion mode	After completion of every scan conversion	×	1	1			

X: Don't care

(5) AD conversion time

 $84\ states\ (10.5\ \mu s\ @\ fFPH$ = 16MHz) are required for the AD conversion for one channel.

(6) Storing and reading the results of AD conversion

The AD conversion data upper and lower registers (ADREG04H/L to ADREG37H/L) store the AD conversion results. (ADREG04H/L to ADREG37H/L are read-only registers.)

In channel fixed repeat conversion mode with ADMODO<ITMO> = "1", the conversion results are stored successively in registers ADREG04H/L to ADREG37H/L. In other modes, the ANO, AN1, AN2 and AN3 conversion results are stored in ADREG04H/L, ADREG15H/L, ADREG26H/L and ADREG37H/L respectively.

Table 3.12.3 shows the correspondence between the analog input channels and the registers that are used to hold the results of AD conversion.

Table 3.12.3 Correspondence between Analog Input Channel and AD Conversion Result Register

	AD Conversion Result Register							
Analog Input Channel (Port 5)	Conversion Mode Other	Channel Fixed Repeat Conversion Mode						
	Than Right	(Every forth conversion)						
AN0	ADREG04H/L	ADREG04H/L ←						
AN1	ADREG15H/L	ADREG15H/L						
AN2	ADREG26H/L	ADREG26H/L						
AN3	ADREG37H/L	ADREG37H/L						

<ADRxRF> "bit0" of the AD conversion data lower register is used as the AD conversion data storage flag. The storage flag indicates whether the AD conversion result register has been read or not. When a conversion result is stored in the AD conversion result register, the flag is set to "1". When either of the AD conversion result registers (ADREGxH or ADREGxL) is read, the flag is cleared to "0".

Reading the AD conversion result also clears the AD conversion end flag ADMOD0<EOCF> to "0".

Example:

a. Convert the analog input voltage on the AN3 pin and write the result, to memory address 1800H using the AD interrupt (INTAD) processing routine.

```
Setting of main routine
               7 6 5 4 3 2 1 0
INTE0AD
            ← X 1 0 0 - - - -
                                         Enable INTAD and set it to interrupt level 4.
ADMOD1
            ← 1 1 X X 0 0 1 1
                                         Set pin AN3 to the analog input channel.
_ADMOD0
            \leftarrow X X 0 0 0 0 0 1
                                         Start conversion in channel fixed single conversion mode.
Interrupt routine processing example
                                         Read value of ADREG37L, ADREG37H to general purpose
            ← ADREG37
                                         register WA (16-bit).
WA
           > > 6
                                         Shift contents read into WA six times to right and zero-fill upper
(1800H)
            ← WA
                                         Write contents of WA to memory address 1800H.
```

b. Converts repeatedly the analog input voltages on the three pins ANO, AN1 and AN2, using channel scan repeat conversion mode.

```
      INTE0AD
      ← X 0 0 0 - - - - Disable INTAD.

      ADMOD1
      ← 1 1 X X 0 0 1 0 Set pins AN0 to AN2 to be the analog input channels.

      ADMOD0
      ← X X 0 0 0 1 1 1 Start conversion in channel scan repeat conversion mode.

      X: Don't care, -: No change
```

3.13 Watchdog Timer (Runaway detection timer)

The TMP91CP27 features a watchdog timer for detecting runaway.

The watchdog timer (WDT) is used to return the CPU to normal state when it detects that the CPU has started to malfunction (Runaway) due to causes such as noise.

When the watchdog timer detects a malfunction, it generates a non-maskable interrupt INTWD to notify the CPU. Connecting the watchdog timer out to the reset pin internally forces a reset.

3.13.1 Configuration

Figure 3.13.1 is a block diagram of watchdog timer.




Figure 3.13.1 Block Diagram of Watchdog Timer

lote: It needs to care designing the machine set, because watchdog timer can't operate completely by external noise.

The watchdog timer consists of a 22-stage binary counter which uses the system clock (fsys) as the input clock. The binary counter can output fsys/2¹⁵, fsys/2¹⁷, fsys/2¹⁹ and fsys/2²¹. Selecting one of the outputs using WDMOD<WDTP1:0> generates a watchdog interrupt and outputs watchdog timer out when an overflow occurs as shown in Figure 3.12.2.




Figure 3.13.2 Normal Mode

The runaway detection result can also be connected to RESET pin internally.

In this case, the reset time will be between 22 and 29 states (44 to $58\,\mu s$ at fOSCH = 16 MHz, fFPH = 1 MHz) as shown Figure 3.13.3. Also, system clock fSYS (1 cycle = 1 state) which generated clock by dividing it into 2, that clock fFPH divide clock fOSCH high-frequency oscillator into 16 is used to resetting.




Figure 3.13.3 Reset Mode

3.13.2 Control Register

The watchdog timer WDT is controlled by two controls registers WDMOD and WDCR.

(1) Watchdog timer mode register (WDMOD)

a. Setting the detection time for the watchdog timer in <WDTP1:0>

This 2-bit register is used for setting the watchdog timer interrupt time used when detecting runaway. During resetting, this register is initialized to WDMOD<WDTP1:0> = "00".

The detection times for WDT are shown in Figure 3.13.4.

b. Watchdog timer enable/disable control register <WDTE>

During resetting, WDMOD<WDTE> is initialized to "1", enabling the watchdog timer.

To disable the watchdog timer, it is necessary to set this bit to "0" and to write the disable code (B1H) to the watchdog timer control register WDCR. This makes it difficult for the watchdog timer to be disabled by runaway.

However, it is possible to return the watchdog timer from the disabled state to the enabled state merely by setting <WDTE> to "1".

c. Watchdog timer out reset connection <RESCR>

This register is used to connect the output of the watchdog timer with the RESET terminal internally. Since WDMOD<RESCR>is initialized to "0" on Reset, a Reset by the watchdog timer will not be performed.

(2) Watchdog timer control register (WDCR)

This register is used to disable and clear the binary counter for the watchdog timer.

• Disable control

Disable control the watchdog timer can be disabled by clearing WDMOD<WDTE> to "0" and then writing the disable code (B1H) to the WDCR register.

```
WDMOD ← 0 − − 0 0 − − 0 Clear WDMOD<WDTE> to "0".

WDCR ← 1 0 1 1 0 0 0 1 Write the disable code (B1H).
```

• Enable control

Set WDMOD<WDTE> to "1".

• Watchdog timer clear control

To clear the binary counter and cause counting to resume, write the clear code (4EH) to the WDCR register.

```
WDCR \leftarrow 0 1 0 0 1 1 1 0 Write the clear code (4EH).
```




Figure 3.13.4 Watchdog Timer Mode Register




Figure 3.13.5 Watchdog Timer Control Register

3.13.3 Operation

The watchdog timer generates an INTWD interrupt when the detection time set in the WDMOD<WDTP1:0> has elapsed. The binary counter for the watchdog timer must be cleared to "0" by software (Instruction) before an INTWD interrupt will be generated. If the CPU malfunctions (e.g., if runaway occurs) due to causes such as noise and does not execute the instruction used to clear the binary counter, the binary counter will overflow and an INTWD interrupt will be generated. The CPU will detect malfunction (Runaway) due to the INTWD interrupt and in this case it is possible to return the CPU to normal operation by means of an anti-malfunction program.

The watchdog timer works immediately after reset.

The watchdog timer does not operate in IDLE1 or STOP mode. When the device is in IDLE2 mode, the operation of WDT depends on the WDMOD<I2WDT> setting. Ensure that WDMOD<I2WDT> is set before the device enters IDLE2 mode.

Example:

a. Clear binary counter.

```
WDCR \leftarrow 0 1 0 0 1 1 1 0 Write the clear code (4EH).
```

Set watchdog timer detection time to 2¹⁷/f_{SYS}.

```
WDMOD \leftarrow 1 \ 0 \ 1 \ 0 \ 0 \ - \ 0
```

c. Disable watchdog timer.

```
WDMOD \leftarrow 0 - - 0 0 - - 0 Clear <WDTE> to "0". WDCR \leftarrow 1 0 1 1 0 0 0 1 Write the disable code (B1H).
```

3.14 Timer for Real Time Clock (RTC)

The TMP91CP27 includes a timer that is used for a clock operation.

An interrupt (INTRTC) can be generated each 0.0625 [s] or 0.125 [s] or 0.25 [s] or 0.50 [s] by using a low frequency clock of 32.768 kHz. A clock function can be easily used.

A timer for real time clock can operate in all modes in which a low-frequency oscillation is operated.

In addition, INTRTC can return from each standby mode except STOP mode.




Figure 3.14.1 Block Diagram for Real Time Clock

The timer for real time clock is controlled by the real time clock control register (RTCCR) as shown in Figure 3.14.2.




Figure 3.14.2 Real Time Clock Control Register

4. Electrical Characteristics

4.1 Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit	
Power supply voltage	Vcc	-0.5 to 4.0	V	
Input voltage	VIN	-0.5 to Vcc + 0.5	ľ	
Output current (1 pin)	IOL	2		
Output current (1 pin)	IOH	-2	mA	
Output current (Total)	ΣIOL 80		IIIA	
Output current (Total)	otal) ΣΙΟΗ −80			
Power dissipation (Ta = 85°C)	PD	600	mW	
Soldering temperature (10 s)	TSOLDER	260		
Storage temperature	TSTG	-65 to 150	°C	
Operation temperature	TOPR	-40 to 85		

Note: The absolute maximum ratings are rated values that must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products that include this device, ensure that no absolute maximum rating value will ever be exceeded.

4.2 DC Characteristics (1/2)

	Parameter	Symbol	Condit	tion	Min	Typ.(Note)	Max	Unit
(A)	supply voltage VCC = DVCC	VCC	fc = 4 to 27 MHz	fs = 30 to 34 kHz	2.7		3.6	V
\ A\	VSS = DVSS = 0 V		fc = 2 to 10 MHz	34 KHZ	1.8			
	P00 to P17	VIL	Vcc ≥ 2.7 V	Vcc ≥ 2.7 V			0.6	
	(AD0 to AD15)		Vcc < 2.7 V				0.2 Vcc	
ge	P20 to P97 (Except P63)	VIL1	Vcc ≥ 2.7 V				0.3 Vcc	
Input low voltage			Vcc < 2.7 V				0.2 Vcc	
>	RESET, NMI	VIL2	Vcc ≥ 2.7 V		-0.3		0.25 Vcc	V
으	P63 (INT0)	VILZ	Vcc < 2.7 V		-0.3		0.15 Vcc	
lub	AM0 and AM1	VIL3	Vcc ≥ 2.7 V				0.3	
	AIVIO AIIO AIVIT	VILO	Vcc < 2.7 V Vcc ≥ 2.7 V Vcc < 2.7 V				0.3	
	X1	VIL4					0.2 Vcc	
	XI	VIL4					0.1 Vcc	
	P00 to P17	VIH	$Vcc \geq 2.7 \; V$		2.0			
	(AD0 to AD15)	VIII	Vcc < 2.7 V		0.7 Vcc			
ge	P20 to P97 (Except P63)	VIH1	Vcc ≥ 2.7 V		0.7 Vcc			
olta	F 20 to F 97 (Except F 00)	VIIII	Vcc < 2.7 V		0.8 Vcc			
J S	RESET, NMI,	VIH2	$Vcc \ge 2.7 \text{ V}$		0.75 Vcc		Vcc + 0.3	V
H Die	P63 (INT0)	VIIIZ	Vcc < 2.7 V		0.85 Vcc		VCC + 0.3	V
Input high voltage	AM0 and AM1	VIH3	$Vcc \ge 2.7 \text{ V}$		Vcc - 0.3			
_	Aivio aliu Aivi i	VIIIS	Vcc < 2.7 V		Vcc - 0.3			
	X1	VIH4	Vcc ≥ 2.7 V		0.8 Vcc			
	A1	VIII4	Vcc < 2.7 V		0.9 Vcc			
Outro	low voltage	VOL	IOL = 1.6mA	Vcc ≥ 2.7 V	_		0.45	
Output	low voltage	VOL	IOL = 0.4mA	Vcc < 2.7 V			0.15 Vcc	V
Output	t high voltage	VOH	$IOH = -400 \mu A$	Vcc ≥ 2.7 V	Vcc - 0.3] V
Juipui	Trigit voitage	VOIT	$IOH = -200 \mu A$	Vcc < 2.7 V	0.8 Vcc			

Note: Typical values are for when Ta = 25 $^{\circ}\text{C}$ and V $_{CC}$ = 3.0 V uncles otherwise noted.

4.2 DC Characteristics (2/2)

Parameter	Symbol	Condition	Min	Typ. (Note1)	Max	Unit
Input leakage current	ILI	$0.0 \le V_{IN} \le Vcc$		0.02	±5	
Output leakage current	ILO	$0.2 \leq V_{IN} \leq Vcc - 0.2$		0.05	±10	μΑ
Power down voltage (@STOP, RAM back up)	VSTOP	V IL2 = 0.2 Vcc, V IH2 = 0.8 Vcc	1.8		3.6	V
	RRST	Vcc = 2.7 V to 3.6 V	100		400	
RESET pull-up resistor	KKSI	Vcc = 2 V ± 10%	200		1000	kΩ
Pin capacitance	CIO	fc = 1 MHz			10	PF
Schmitt width	\(\tau\)	Vcc ≥ 2.7 V	0.4	1.0		.,
RESET, NMI, INTO	VTH	Vcc < 2.7 V	0.3	0.8		V
December of the coult we receive	DIZLI	Vcc = 2.7 V to 3.6 V	100		400	
Programmable pull-up resistor	RKH	Vcc = 2 V ± 10%	200		1000	kΩ
NORMAL (Note 2), (Note 3)		Vcc = 2.7 V to 3.6 V		11.5 (10.8)	19.0	
IDLE2 (Note 3)		fc = 27 MHz		5.5 (4.8)	8.0	mA
IDLE1 (Note 3)		IC - Z7 IVII IZ		2.5 (1.8)	4.0	
NORMAL (Note 2), (Note 3)		Vcc = 3 V + 10%		11.5 (10.8)	16.0	
IDLE2 (Note 3)		fc = 27 MHz		5.5 (4.8)	7.5	mA
IDLE1 (Note 3)		10 - 27 WH 12		2.5 (1.8)	3.5	
NORMAL (Note 2), (Note 3)		Vcc = 2 V ± 10 %		3.5 (3.0)	5.0	
IDLE2 (Note 3)		fc = 10 MHz		2.0 (1.5)	3.0	mA
IDLE1 (Note 3)	Icc	(Typ. Vcc = 2.0 V)		0.9 (0.4)	1.8	
SLOW (Note 2)				14.5	30	
IDLE2		Vcc = 2.7 V to 3.6 V fs = 32.768 kHz		7.0	19	μΑ
IDLE1		13 - 32.700 KHZ		5.0	15	
SLOW (Note 2)	1	Vcc = 2 V ± 10 %		10	20	
IDLE2		fs = 32.768 kHz		5.0	13	μΑ
IDLE1		(Typ. Vcc = 2.0 V)		3.0	10	
STOP		Vcc = 1.8 V to 3.6 V		0.1	10	μΑ

Note 1: Typical values are for when Ta = 25° C and $V_{CC} = 3.0$ V unless otherwise noted.

Note 2: Icc measurement conditions (NORMAL, SLOW):

All functions are operational; output pins are open and input pins are fixed.

Note 3: Power supply current from AVCC pin is included in power supply current of VCC pin. Also, AVCC pin share with AD reference power supply in TMP91CP27. Therefore, it is included in power supply current of VCC pin that not only power supply current from AVCC pin but also current to ladder resitster. Insert of () is current value when VREF is Off.

4.3 AC Characteristics

(1) Vcc = 2.7 V to 3.6 V

No.	Parameter	Symbol	Valiable		f _{FPH} =	27 MHz	Unit
INO.	Farameter	Symbol	Min	Max	Min	Max	Offic
1	f _{FPH} period (= x)	t _{FPH}	37.0	31250	37.0		ns
2	A0 to A15 valid \rightarrow ALE falling	t _{AL}	0.5x - 6		12		ns
3	ALE falling → A0 to A15 hold	t_{LA}	0.5x - 16		2		ns
4	ALE high pulse width	t _{LL}	x - 20		17		ns
5	ALE falling $\rightarrow \overline{RD} / \overline{WR}$ falling	t _{LC}	0.5x - 14		4		ns
6	\overline{RD} rising $ o$ ALE rising	t _{CLR}	0.5x - 10		8		ns
7	$\overline{\text{WR}}$ rising $ o$ ALE rising	t _{CLW}	x – 10		27		ns
8	A0 to A15 vlalid $\rightarrow \overline{RD} / \overline{WR}$ falling	t _{ACL}	x - 23		14		ns
9	A0 to A21 valid $\rightarrow \overline{RD} / \overline{WR}$ falling	t _{ACH}	1.5x - 26		29		ns
10	$\overline{\text{RD}}$ rising \rightarrow A0 to A21 hold	t _{CAR}	0.5x - 13		5		ns
11	$\overline{\text{WR}}$ rising \rightarrow A0 to A21 hold	t _{CAW}	x – 13		24		ns
12	A0 to A15 valid \rightarrow D0 to D15 input	t _{ADL}		3.0x - 38		73	ns
13	A0 to A21 valid \rightarrow D0 to D15 input	t _{ADH}		3.5x – 41		88	ns
14	$\overline{\text{RD}}$ falling \rightarrow D0 to D15 input	t _{RD}		2.0x - 30		44	ns
15	RD low puse width	t _{RR}	2.0x - 15		59		ns
16	$\overline{\text{RD}}$ rising \rightarrow D0 to D15 hold	t _{HR}	0		0		ns
17	$\overline{\text{RD}}$ rising \rightarrow A0 to A15 output	t _{RAE}	x – 15		22		ns
18	WR low pulse width	t _{WW}	1.5x – 15		40		ns
19	D0 to D15 valid → WR rising	t _{DW}	1.5x - 35		20		ns
20	$\overline{\text{WR}}$ rising \rightarrow D0 to D15 hold	t _{WD}	x - 25		12		ns
21	A0 to A21 valid → Port input	t _{APH}		3.5x - 89		40	ns
22	A0 to A21 valid → Port hold	t _{APH2}	3.5x		129		ns
23	A0 to A21 valid → Port valid	t _{AP}		3.5x + 80		209	ns

AC measurement conditions


• Output level: High $0.7 \times Vcc/Low \ 0.3 \times V_{CC}, \ C_L = 50 \ pF$

• Input level: High $0.9 \times Vcc/Low 0.1 \times V_{CC}$

Note: Symbol [x] in the above table means the period of clock f_{FPH} . It's half period the system clock f_{SYS} for CPU core.


The period of clock $f_{\mbox{\scriptsize FPH}}$ depends on the clock gear setting or the selection of high/low oscillator frequency.

(2) Read cycle



Note: Since the CPU accesses the internal area to read data from a port, the control signals of external pins such as $\overline{\text{RD}}$ and $\overline{\text{CS}}$ are not enabled. Therefore, the above waveform diagram should be regarded as depicting internal operation. Please also note that the timing and AC characteristics of port input/output shown above are typical representation. For details, contact your local Toshiba sales representative.

(3) Write cycle



Note: Since the CPU accesses the internal area to write data to a port, the control signals of external pins such as $\overline{\text{WR}}$ and $\overline{\text{CS}}$ are not enabled. Therefore, the above waveform diagram should be regarded as depicting internal operation. Please also note that the timing and AC characteristics of port input/output shown above are typical representation. For details, contact your local Toshiba sales representative.

4.4 AD Conversion Characteristics

AVCC = VCC, AVSS = VSS

Parameter	Symbol	Condition	Min	Тур.	Max	Unit
Analog intput voltage	VAIN		AVSS		AVCC	V
Error		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		±1.0	±4.0	LSB
(Not including quantization errors)	_	$V_{CC}=2~V\pm10\%$		±1.0	±4.0	25

Note 1:1 LSB = (AVCC - AVSS)/1024 [V]

Note 2: Minimum operation frequency:

The operaion of AD converter is guranteed only using fc (High frequency oscillator). fs (Low frequency oscillator) is not guranteed. But When frequency of clock selected by clock gear is more than and eqaull 4 MHz in using fc, it is guranteed ($f_{\text{FPH}} \ge 4 \text{ MHz}$).

Note 3: The value for Icc (Current of VCC pin) includes the current which flows through the AVCC pin.

4.5 Serial Channel Timing (I/O interface mode)

(1) SCLK input mode

Parameter	Symbol	Valiab	le	10 MHz		27 MHz		Unit	
1 drameter	Symbol	Min	Max	Min	Max	Min	Max	Offic	
SCLK period	tscy	16X		1.6		0.59		μS	
Output data → SCLK rising/falling	.	$t_{SCY}/2 - 4X - 110$ (V _{CC} = 2.7 V to 3.6 V)		290		38			
	toss	$t_{SCY}/2 - 4X - 180$ ($V_{CC} = 2 \text{ V} \pm 10\%$)		220		1		ns	
SCLK rising/falling → Output data hold	tons	$t_{SCY}/2 + 2X + 0$		1000		370		ns	
SCLK rising/falling → Input data hold	t _{HSR}	3X + 10		310		121		ns	
SCLK rising/falling → Valid data input	t _{SRD}		t _{SCY} - 0		1600		592	ns	
Valid data input → SCLK rising/falling	t _{RDS}	0		0		0		ns	

(2) SCLK ouptut mode

Parameter	Symbol	Valial	ble	10 MHz		27 MHz		Unit
i arameter	Symbol	Min	Max	Min	Max	Min	Max	Offic
SCLK period	tscy	16X	8192X	1.6	819	0.59	303	μS
Output data → SCLK rising/falling	toss	t _{SCY} /2 - 40		760		256		ns
SCLK rising/falling → Output data hold	tons	t _{SCY} /2 - 40		760		256		ns
SCLK rising/falling → Input data hold	tHSR	0		0		0		ns
SCLK rising/falling → Valid data input	t _{SRD}		t _{SCY} – 1X – 180		1320		375	ns
Valid data input → SCLK rising/falling	t _{RDS}	1X + 180		280		217		ns


Note 1: SCLK rising/falling: The rising edge is used in SCLK rising mode.

The falling edge is used in SCLK falling mode.

Note 2:27 MHz and 10 MHz values are calculated from $t_{SCY} = 16X$ case.

Note 3: Symbol [x] in the above table means the period of clock f_{FPH} . It's half period the system clock f_{SYS} for CPU core.

The period of clock f_{FPH} depends on the clock gear setting or the selection of high/low oscillator frequency.



TOSHIBA

4.6 Event Counter (TA0IN, TA4IN, TB0IN0 and TB0IN1)

Parameter	Symbol	Valiable		10 MHz		27 MHz		Unit
	Syllibol	Min	Max	Min	Max	Min	Max	Offic
Clock period	t _{VCK}	8X + 100		900		396		ns
Clock low level pulse width	tvckl	4X + 40		440		188		ns
Clock high level pulse width	tvckh	4X + 40		440		188		ns

4.7 Interrupt and Capture

(1) NMI and INTO Interrupts

Parameter	Symbol	Variable		10 MHz		27 MHz		Unit
	Cymbor	Min	Max	Min	Max	Min	Max	
NMI and INT0 low level pulse width	t _{INTAL}	4X + 40		440		188		ns
NMI and INT0 high level pulse width	tINTAH	4X + 40		440		188		ns

(2) INT5 and INT6 interrupts, capture

INT5 and INT6 input pulse width depend on the system clock selection and clock selection for prescaler. Below table show pulse width of each operation clock.

System Clock	Clock Selection	t _{INTBL}		[‡] INTBH		Unit
Selection	for Prescaler	(INT5 and INT6 low level pulse width)		(INT5 and INT6 high level pulse width)		
SYSCR1	SYSCR0	Valiable	f _{FPH} = 27 MHz	Valiable	f _{FPH} = 27MHz	Offic
<sysck></sysck>	<prck1:0></prck1:0>	Min	Min	Min	Min	
0 (fc)	00 (f _{FPH})	8X + 100	396	8X + 100	396	ns
	10 (fc/16)	128Xc + 0.1	4.8	128Xc + 0.1	4.8	_
1 (fs)	00 (f _{FPH})	8X + 0.1	244.3	8X + 0.1	244.3	μS

Note 1: "Xc" shows period of clock fc in high frequency oscillator.

Note 2: Symbol [x] in the above table means the period of clock f_{FPH} . It's half period the system clock f_{SYS} for CPU core.

The period of clock f_{FPH} depends on the clock gear setting or the selection of high/low oscillator frequency.

4.8 Recommended Oscillation Circuit


TMP91CP27 has been evaluated by murata manufacturing Co., Ltd. Please refer to murata manufacturing Co., Ltd.

Note 1: Total loads value of oscillator is sum of external loads (C1 and C2) and floating loads of actual assemble board. There is a possibility of miss-operating. When designing board, it should design minimum length pattern around oscillator. And we recommend that oscillator evaluation try on your actual using board.


Note 2: The product numbers and specifications of the resonators by murata manufacturing Co., Ltd. are subject to change. For up-to-date information, please refer to the following URL:

http://www.murata.co.jp/search/index.html

(1) Connection example







Low-frequency oscillation connection

(2) Recommended ceramic oscillator

Oscillation		Р	arameter (of Element	ts	Running	Condition
Frequency [MHz]	Item of Oscillator	C1 [pF]	C2 [pF]	Rf [Ω]	Rd [Ω]	Voltage of Power [V]	Temperature [°C]
4.0	CSTLS4M00G56-B0 (CSTS0400MG06)	(47)	(47)	Open	0		
8.0	CSTLS8M00G56-B0 (CSTS0800MG06)	(47)	(47)	Open	0		
10.0	CSTLS10M0G53-B0 (CSTS1000MG03)	(15)	(15)	Open	0		
12.0	CSTLA12M0T55-B0 (CST12. 0MTW)	(30)	(30)	Open	0	2.7~3.6	-40~85
16.0	CSTLS16M0X51-B0 (New and old is same product No.)	(5)	(5)	Open	0		
20.0	CSTLS20M0X51-B0 (New and old is same product No.)	(5)	(5)	Open	0		
27.0	CSALS27M0X51-B0 (New and old is same product No.)	Open	Open	10 k	0		

Oscillation		Р	arameter	of Element	:S	Running	Condition
Frequency [MHz]	Item of Oscillator	C1 [pF]	C2 [pF]	Rf [Ω]	$\operatorname{Rd} olimits_{[\Omega]} olimits$	Voltage of Power [V]	Temperature [°C]
4.0	CSTLS4M00G56U-B0 (CSTS0400MG06-951)	(47)	(47)	Open	0		
8.0	CSTLS8M00G56U-B0 (CSTS0800MG06-951)	(47)	(47)	Open	0	1.8~2.2	-40~85
10.0	CSTLS10M0G53U-B0 (CSTS1000MG03-951)	(15)	(15)	Open	0		

Note: In CST*** type oscillator, capacitance C1, C2 is builtin.

5. Table of SFRs

The SFRs (Special function registers) include the I/O ports and peripheral control registers allocated to the 4-Kbyte address space from 000000H to 000FFFH.

- (1) I/O port
- (2) I/O port control
- (3) Interrupt control
- (4) Chip select/wait control
- (5) Clock control
- (6) 8-bit timer control
- (7) 16-bit timer control
- (8) UART/serial channel control
- (9) I²C bus/serial channel control
- (10) AD converter control
- (11) Watchdog timer control
- (12) RTC (Real time clock) control

Table layout

Name	Address	7	6			1	0	
				\	$\sqrt{}$			\rightarrow Bit symbol
					//			→ Read/Write
					7/			→ Initial value after reset
				/				→ Remarks
	Name	Name Address	Name Address 7	Name Address 7 6 1	Name Address 7 6 1 0			

Note: "Prohibit RMW" in the table means that you cannot use RMW instructions on these registers.

Example: When setting only bit0 of the register POCR to "1", the instruction "SET 0, (0002H)" cannot be used. The LD (Transfer) instruction must be used to write all eight bits.

Read/Write

R/W: Both read and write are possible.

R: Only read is possible

W: Only write is possible

W*: Both read and write are possible (when this bit is read as 1.)

Prohibit RMW: Read-modify-write instructions are prohibited. (The EX, ADD, ADC, BUS, SBC, INC, DEC, AND, OR, XOR, STCF, RES, SET, CHG, TSET, RLC, RRC, RL, RR, SLA, SRA, SLL, SRL, RLD and RRD instruction are read-modify-write instructions.)

*R/W: Read-modify-write instructions are prohibited when controlling the pull-up resistor.

Table 5.1 Address Map for SFRs

[1] Port

Address	Name
0000H	P0
1H	P1
2H	P0CR
3H	
4H	P1CR
5H	P1FC
6H	P2
7H	P3
8H	P2CR
9H	P2FC
AH	P3CR
ВН	P3FC
CH	P4
DH	P5
EH	P4CR
FH	P4FC

Address	Name
0010H	
1H	
2H	P6
3H	P7
4H	P6CR
5H	P6FC
6H	P7CR
7H	P7FC
8H	P8
9H	P9
AH	P8CR
ВН	P8FC
CH	P9CR
DH	P9FC
EH	
FH	

Address	Name
0020H	
1H	
2H	
3H	
4H	
5H	
6H	
7H	
8H	
9H	
AH	
BH	
CH	
DH	
EH	
FH	ODE

[2] INTC

[2] 11410	
Address	Name
0080H	DMA0V
1H	DMA1V
2H	DMA2V
3H	DMA3V
4H	
5H	
6H	
7H	
8H	INTCLR
9H	DMAR
AH	DMAB
BH	
CH	IIMC
DH	
EH	
FH	

Address	Name
0090H	INTE0AD
1H	
2H	
3H	INTE56
4H	
5H	INTETA01
6H	INTETA23
7H	INTETA45
8H	
9H	INTETB0
AH	
BH	INTETB01V
CH	INTES0
DH	INTES1
EH	INTES2RTC
FH	

Address	Name
00A0H	INTETC01
1H	INTETC23
2H	
3H	
4H	
5H	
6H	
7H	
8H	
9H	
AH	
ВН	
CH	
DH	
EH	
FH	

[3] CS/WAIT

Address	Name
00C0H	B0CS
1H	B1CS
2H	B2CS
3H	B3CS
4H	
5H	
6H	
7H	BEXCS
8H	MSAR0
9H	MAMR0
AH	MSAR1
BH	MAMR1
CH	MSAR2
DH	MAMR2
EH	MSAR3
FH	MAMR3

Note: Do not access to the unnamed addresses, e.g., addresses to which no register has been allocated.

Table 5.2 Address Map for SFRs

[4] CGEAR

[1] 0027111	
Address	Name
00E0H	SYSCR0
1H	SYSCR1
2H	SYSCR2
3H	EMCCR0
4H	EMCCR1
5H	
6H	
7H	
8H	
9H	
AH	
BH	
CH	
DH	
EH	
FH	

Address	Name
00F0H	
1H	
2H	
3H	
4H	
5H	
6H	
7H	
8H	
9H	
AH	
BH	
CH	
DH	
EH	
FH	

[5] TMRA	
Address	Name
0100H	TA01RUN
1H	
2H	TA0REG
3H	TA1REG
4H	TA01MOD
5H	TA1FFCR
6H	
7H	
8H	TA23RUN
9H	
AH	TA2REG
BH	TA3REG
CH	TA23MOD
DH	TA3FFCR
EH	
FH	
-	

Address	Name
0110H	TA45RUN
1H	
2H	TA4REG
3H	TA5REG
4H	TA45MOD
5H	TA5FFCR
6H	
7H	
8H	
9H	
AH	
BH	
CH	
DH	
EH	
FH	

[6] TMRB

A -1-1	NI
Address	Name
0180H	TB0RUN
1H	
2H	TB0MOD
3H	TB0FFCR
4H	
5H	
6H	
7H	
8H	TB0RG0L
9H	TB0RG0H
AH	TB0RG1L
BH	TB0RG1H
CH	TB0CP0L
DH	TB0CP0H
EH	TB0CP1L
FH	TB0CP1H

Address	Name
0190H	
1H	
2H	
3H	
4H	
5H	
6H	
7H	
8H	
9H	
AH	
BH	
CH	
DH	
EH	
FH	

Note: Do not access to the unnamed addresses, e.g., addresses to which no register has been allocated.

Table 5.3 Address Map for SFRs [8] I²C bus/SIO

[7]	UART/SIO
_[']	OAIT 17010

[7] UART/SIO			
Address	Name		
0200H	SC0BUF		
1H	SC0CR		
2H	SC0MOD0		
3H	BR0CR		
4H	BR0ADD		
5H	SC0MOD1		
6H			
7H	SIRCR		
8H	SC1BUF		
9H	SC1CR		
AH	SC1MOD0		
BH	BR1CR		
CH	BR1ADD		
DH	SC1MOD1		
EH			
FH			

[8] I ² C bus/SI)
Address	Name
0240H	SBI0CR1
1H	SBI0DBR
2H	I2C0AR
3H	SBI0CR2/SBI0SR
4H	SBI0BR0
5H	SBI0BR1
6H	
7H	
8H	
9H	
AH	
ВН	
CH	
DH	
EH	
FH	

[9] 10-bit ADC

[9] 10-bit AD	<i>-</i>
Address	Name
02A0H	ADREG04L
1H	ADREG04H
2H	ADREG15L
3H	ADREG15H
4H	ADREG26L
5H	ADREG26H
6H	ADREG37L
7H	ADREG37H
8H	
9H	
AH	
BH	
CH	
DH	
EH	
FH	

Address	Name
02B0H	ADMOD0
1H	ADMOD1
2H	
3H	
4H	
5H	
6H	
7H	
8H	
9H	
AH	
BH	
CH	
DH	
EH	
FH	

[10] WDT

[10] WD1	
Address	Name
0300H	WDMOD
1H	WDCR
2H	
3H	
4H	
5H	
6H	
7H	
8H	
9H	
AH	
ВН	
CH	
DH	
EH	
FH	

[11] RTC

Address	Name
0310H	RTCCR
1H	
2H	
3H	
4H	
5H	
6H	
7H	
8H	
9H	
AH	
ВН	
CH	
DH	
EH	
FH	

Note: Do not access to the unnamed addresses, e.g., addresses to which no register has been allocated.

(1) I/O port

Symbol	Name	Address	7	6	5	4	3	2	1	0	
Symbol	HAITIG	Audicoo	P07	P06	P05	P04	P03	P02	P01	P00	
P0	Port 0	00H	P07 P06 P05 P04 P03 P02 P01 P00 R/W								
'	1 011 0	0011		Data from external port (Output latch register is undefined)							
			P17	P16	P15	P14	P13	P12	P11	P10	
P1	Port 1	01H	,	1 10	1 10	R/				1 10	
		•		Data f	rom external			er is cleared	to "0")		
					P25	P24	P23	P22	P21	P20	
P2	Port 2	06H					R/	W			
					Data	a from extern	nal port (Outp	out latch regi	ster is set to	"1")	
								P32	P31	P30	
		0711							*R/W		
		07H						Data from			
								external	1	1	
P3	Port 3	(Prohibit						port Note1			
		RMW)						Pull-up			
		,						resistor	_	_	
								0: OFF			
								1: ON			
		0CH				$\overline{}$		P42	P41	P40	
5.	5					$\overline{}$	*R/W				
P4	Port 4	(Prohibit							n external po		
		RMW)							ull-up resisto		
							P53	P52	OFF 1: 0 P51	P50	
P5	Port 5	0DH			/	$\overline{}$	P53	P52 		P50	
F3	FUIL 5	UDH				$\overline{}$					
						$\overline{}$	P63	Data from external port			
					//	$\overline{}$	F 03	P62 P61 P60 R/W			
P6	Port 6	12H •				$\overline{}$		Data from e			
							(Out	put latch reg	-	"1")	
						 P74	P73	P72	P71	P70	
								R/W			
P7	Port 7	13H				Data from external port					
								ch register is	•		
		18H					P83	P82	P81	P80	
D0	D . 0							R/			
P8	Port 8					$\overline{}$		Data from e	xternal port		
							(Out	put latch reg		"1")	
			P97	P96	P95	P94	P93	P92	P91	P90	
					R/W						
P9	Port 9	19H	R/W	R/W			R/	W			

Note: Output latch is set to "1", and pull-up resistor is connected.

(2) I/O port control (1/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0
			P07C	P06C	P05C	P04C	P03C	P02C	P01C	P00C
		02H				V				
P0CR	Port 0	(Prohibit	0	0	0	0	0	0	0	0
	control	RMW)			•	0: Input	1: Output			•
			(Wh	en access to	external, be	ecome AD7	to AD0 and t	his register i	s cleared to	"0".)
		0.41.1	P17C	P16C	P15C	P14C	P13C	P12C	P11C	P10C
P1CR	Port 1	04H (Prohibit				V	V			
FICK	control	RMW)	0	0	0	0	0	0	0	0
		T(WWV)			<<	Refer to colu	ımn of P1FC	>>		
		05H	P17F	P16F	P15F	P14F	P13F	P12F	P11F	P10F
P1FC	Port 1	(Prohibit		T		V	V	1	T	,
1 0	function	RMW)	0	0	0	0	0	0	0	0
		,	P	1FC/P1CR =	00: Input po	rt, 01: Outpu	ıt port, 10: A	D8 to AD15	11: A8 to A	15
		08H			P25C	P24C	P23C	P22C	P21C	P20C
P2CR	Port 2	(Prohibit					\ 	Λ	ı	
	control	RMW)			0	0	0	0	0	0
		,					Refer to colu			1
		09H			P25F	P24F	P23F	P22F	P21F	P20F
P2FC	Port 2	(Prohibit						<u>V</u>	I	1
	function	RMW)			0	0	0	0	0	0
		,			P2FC/P2CF	R = 00: Input	port, 01: Out		A0 to A5, 11	: A16 to A21
								P32C		
	Port 3	0AH						W		
P3CR	control	(Prohibit						0		
		RMW)						0: Input		
								1: Output		
			-					P32F	P31F	P30F
P3FC	Port 3	0BH	W						W	
P3FC	function	(Prohibit RMW)	0					0	0	0
		KIVIVV)	Write "0".					0: Port	0: Port 1: WR	0: Port 1: RD
								1: HWR		
	Port 4	0EH						P42C	P41C	P40C
P4CR	control	(Prohibit						0	W 0	
	CONTROL	RMW)								0 put
-									Input 1: Out	
		0511						P42F	P41F	P40F
P4FC	Port 4	0FH (Drobibit	//			//			W	
P4FC	function	(Prohibit RMW)						0	0	0
		(VIVIVV)						0: Port	0: Port	0: Port
								1: CS2	1: CS1	1: CS0

Note 1: When port 2 is used as address bus A21 to A16 or A5 to A0, set P2FC after set P2CR.

Note 2: "L" level is outputted from P30 pin also during reading internal area by setting P3<P30> to "0", set P3FC<P30F> to "1".

Note 3: When port 4 is used as chip select signal $\overline{\text{CS0}}$ to $\overline{\text{CS2}}$ set P4CR to "1" after set P4FC to "1".

I/O port control (2/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0
Cyllibol	IVAITIC	Address		<u> </u>			P63C	P62C	P61C	P60C
	Port 6	14H		$\overline{}$			P03C	P62C 		POUC
P6CR	control	(Prohibit		$\overline{}$			0	0	0	0
	COTILIO	RMW)					U	0: Input		U
							P63F	P62F	P61F	P60F
		15H		$\overline{}$			1 001	V		1 001
P6FC	Port 6	(Prohibit					0	0	0	0
. 0. 0	function	RMW)					0: Port	0: Port	0: Port	0: Port
		,					1: INT0	1: SCL	1: SDA/SO	1: SCK out
						P74C	P73C	P72C	P71C	P70C
	Port 7	16H		$\overline{}$		1740	1700	W	1710	1700
P7CR	control	(Prohibit		$\overline{}$		0	0	0	0	0
		RMW)						nput 1: Out		
						P74F		P72F	P71F	
		17H		$\overline{}$		W		W	W	
P7FC	Port 7	(Prohibit				0		0	0	
0	function	RMW)				0: Port		0: Port	0: Port	
		,				1: TA5OUT		1: TA3OUT	1: TA1OUT	
		1AH	/				P83C	P82C	P81C	P80C
P8CR	Port 8	(Prohibit						V	V	
POCIN	control	RMW)					0	0	0	0
		140000						0: Input	1: Output	
							P83F	P82F	P81F	P80F
		1BH						V	V	•
P8FC	Port 8	(Prohibit					0	0	0	0
	function	RMW)					0: Port	0: Port	0: Port	0: Port
							1: TB0OUT1	1: TB0OUT0	1: INT6/	1: INT5/
			D070	Doog	Doco	D0.40	Booo	Doog	TB0IN1	TB0IN0
	David O	1CH	P97C	P96C	P95C	P94C	P93C W	P92C	P91C	P90C
P9CR	Port 9 control	(Prohibit	1 W	W 1	0	0	0	0	0	0
	COLLIO	RMW)	1	1	U		1	U	0	U
					P95F	0: Input	P93F	P92F		P90F
		1DH		$\overline{}$	W P95F		W	W		W P90F
P9FC	Port 9	(Prohibit		$\overline{}$	0		0	0		0
1 31 0	function	RMW)	_		0: Port		0: Port	0: Port		0: Port
		,			1: SCLK1		1: TXD1	1: SCLK0		1: TXD0
							ODE62	ODE61	ODE93	ODE90
	Open-drain	ŀ		$\overline{}$			R/W	R/W	R/W	R/W
ODE	enable	2FH		$\overline{}$			0	0	0	0
	GIADIO	ŀ		_						
							1: P62ODE	1: P610DE	1: P93ODE	1: P900DE

Note 1: External interrupt INT0:

Input enable is controlled by P6FC<P63F>. Level/edge selection and rising/falling selection is controlled by IIMC<I0LE, I0EDGE>.

Note 2: External interrupts INT5 and INT6: Input enable is set by P8FC<P81F, P80F>. The setting of edge is controlled by TB0MOD.

Note 3: When P70 and P73 is used as an input port, the input signal is inputted to 8bit-timer (TMRA0 and TMRA4) as TA0IN and TA4IN inputs.

Note 4: When P91 and P94 is used as an input port, the input signal is inputted to SIO as serial receiving data RXD0 and RXD1.

(3) Interrupt control (1/3)

Symbol	Name	Address	7	6	5	4	3	2	1	0
INTE0AD	Interrupt	71441000			AD		, and the second		T0	
	enable		IADC	IADM2	IADM1	IADM0	IOC	I0M2	I0M1	IOMO
	INT0	90H	R		R/W		R		R/W	
	& AD		0	0	0	0	0	0	0	0
			1: INTAD	Inter	rupt request	level	1: INT0	Inter	rupt request	level
INTE56	Interrupt			IN	T6			IN	T5	
	enable		I6C	I6M2	I6M1	I6M0	I5C	I5M2	I5M1	I5M0
	INT6/5	93H	R		R/W		R		R/W	
			0	0	0	0	0	0	0	0
			1: INT6	Interru	uput requese	t level	1: INT5	Inter	rupt request	level
INTETA01	Interrupt			INTTA1	(TMRA1)			INTTA0	(TMRA0)	
	enable		ITA1C	ITA1M2	ITA1M1	ITA1M0	ITA0C	ITA0M2	ITA0M1	ITA0M0
	TMRA	95H	R		R/W		R		R/W	
	1/0		0	0	0	0	0	0	0	0
			1: INTTA1	Inter	rupt request	level	1: INTTA0	Inter	rupt request	level
INTETA23	Interrupt			INTTA3	(TMRA3)			INTTA2	(TMRA2)	
	enable		ITA3C	ITA3M2	ITA3M1	ITA3M0	ITA2C	ITA2M2	ITA2M1	ITA2M0
	TMRA	96H	R		R/W		R		R/W	
	3/2		0	0	0	0	0	0	0	0
			1: INTTA3	Inter	rupt request	level	1: INTTA2	Inter	rupt request	level
INTETA45	Interrupt			INTTA5	(TMRA5)			INTTA4	(TMRA4)	
	enable		ITA5C	ITA5M2	ITA5M1	ITA5M0	ITA4C	ITA4M2 ITA4M1 ITA4M		
	TMRA	97H	R		R/W		R	R/W		
	5/4		0	0	0	0	0	0	0	0
			1: INTTA5	Inter	rupt request	level	1: INTTA4	Inter	rupt request	level

Interrupt control (2/3)

Symbol	Name	Address	7	6	5	4	3	2	1	0
				INTTB01	(TMRB0)			INTTB00	(TMRB0)	•
	Interrupt		ITB01C	ITB01M2	ITB01M1	ITB01M0	ITB00C	ITB00M2	ITB00M1	ITB00M0
INTETB0	enable	99H	R		R/W		R		R/W	III
	TMRB0		0	0	0	0	0	0	0	0
			1: INTTB01	Inter	rupt request	level	1: INTTB00	Inter	rupt request	level
							IN	TBOF0 (TM	1RB0 over flo	ow)
	Interrupt		_	-	_	_	ITF0C	ITF0M2	ITF0M1	ITF0M0
INTETB01V	enable TMRB0	9BH	R		R/W		R		R/W	
	(Overflow)		0	0	0	0	0	0	0	0
	(Overnow)				Write "0".		1: INTTBOF0	Inter	rupt request	level
				INT	TX0			INT	RX0	_
	Interrupt		ITX0C	ITX0M2	ITX0M1	ITX0M0	IRX0C	IRX0M2	IRX0M1	IRX0M0
INTES0	enable	9CH	R		R/W		R		R/W	
	serial 0		0	0	0	0	0	0	0	0
			1: INTTX0	Inter	rupt request	level	1: INTRX0	Inter	rupt request	level
				INT	TX1			INT	RX1	
	Interrupt		ITX1C	ITX1M2	ITX1M1	ITX1M0	IRX1C	IRX1M2	IRX1M1	IRX1M0
INTES1	enable	9DH	R		R/W		R		R/W	
	serial 1		0	0	0	0	0	0	0	0
			1: INTTX1	Inter	rupt request	level	1: INTRX1	Inter	rupt request	level
				INTI	RTC			INT	SBI	
	Interrupt		IRTCC	IRTCM2	IRTCM1	IRTCM0	IS2C	IS2M2	IS2M1	IS2M0
INTES2RTC		9EH	R		R/W		R		R/W	
	SBI/RTC		0	0	0	0	0	0	0	0
			1: INTRTC	Inter	rupt request	level	1: INTSBI	Inter	rupt request	level
	Interrupt			INT	TC1			INT	TC0	
INTETC01	enable	A0H	ITC1C	ITC1M2	ITC1M1	ITC1M0	ITC0C	ITC0M2	ITC0M1	ITC0M0
INTETOOT	INTTC0/1	AOIT	R		R/W		R		R/W	
			0	0	0	0	0	0	0	0
	Interrest			INT	TC3			INT	TC2	T
INTETC23	Interrupt enable	A1H	ITC3C	ITC3M2	ITC3M1	ITC3M0	ITC2C	ITC2M2	ITC2M1	ITC2M0
114111023	INTTC2/3	AIII	R		R/W		R		R/W	
			0	0	0	0	0	0	0	0

Interrupt control (3/3)

Symbol	Name	Address	7	6	5	4	3	2	1	0
Symbol	ivanie	Address							·	·
	DMAAG	0011	//		DMA0V5	DMA0V4	DMA0V3	DMA0V2	DMA0V1	DMA0V0
DMA0V	DMA0	80H					1	R/W	T .	
	start vector				0	0	0	0	0	0
							1	tart vector	ı	
					DMA1V5	DMA1V4	DMA1V3	DMA1V2	DMA1V1	DMA1V0
DMA1V	DMA1	81H						R/W	ı	Γ
	start vector				0	0	0	0	0	0
						П	1	tart vector	T	T
					DMA2V5	DMA2V4	DMA2V3	DMA2V2	DMA2V1	DMA2V0
DMA2V	DMA2	82H				ı	F	R/W	1	
DIVINE	start vector				0	0	0	0	0	0
							DMA2 s	tart vector		
					DMA3V5	DMA3V4	DMA3V3	DMA3V2	DMA3V1	DMA3V0
DMA3V	DMA3	83H					F	R/W		
DIVIASV	start vector				0	0	0	0	0	0
							DMA3 s	tart vector		
		2211			CLRV5	CLRV4	CLRV3	CLRV2	CLRV1	CLRV0
INITOLD	Interrupt	88H						W		
INTCLR	clear	(Prohibit			0	0	0	0	0	0
	control	RMW)			С	lear interrupt	t request flag	g by writing [DMA start ve	ctor
	DMA						DMAR3	DMAR2	DMAR1	DMAR0
	software	2211					R/W	R/W	R/W	R/W
DMAR	request	89H					0	0	0	0
	register	•		-				1: DMA requ	est in softwa	ire
							DMAB3	DMAB2	DMAB1	DMAB0
	DMA burst						R/W	R/W	R/W	R/W
DMAB	request	8AH					0	0	0	0
	register	•					1:	DMA reques	st on burst r	node
			_	_	_	_	_	10EDGE	IOLE	NMIREE
		•	W	W	W	W	W	W	W	W
	Interrupt	8CH	0	0	0	0	0	0	0	0
IIMC	input mode	(Prohibit	-					INT0	INT0	1: Operation
	control	RMW)						edge	0: Edge	even on
		,			Write "0".			0: Rising	1: Level	NMI rising
								1: Falling		edge

Note: Only one channel can be set once for DMAR register. (Don't write "1" to plural bits.)

(4) Chip select/wait control (1/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0
-,			B0E		B0OM1	B0OM0	B0BUS	B0W2	B0W1	B0W0
			W		W	W	W	W	W	W
	Block 0	C0H	0		0	0	0	0	0	0
B0CS	CS/WAIT	(Prohibit	0: Disable		00: ROM/S	RAM	Data bus	Set number of	of wait	
D003	control	RMW)	1: Enable		01:]		width	000: 2 waits	100: Res	erved
	register	TXIVIVV)			10: Rese	erved	selection	001: 1 wait	101: 3 wa	aits
					11: J		0: 16 bits	010: (1 + N)	waits110: 4 wa	aits
							1: 8 bits	011: 0 waits	111: 8 wa	aits
			B1E		B1OM1	B1OM0	B1BUS	B1W2	B1W1	B1W0
			W		W	W	W	W	W	W
	Block 1	C1H	0		0	0	0	0	0	0
B1CS	CS/WAIT	(Prohibit	0: Disable		00: ROM/S	RAM	Data bus	Set number of	of wait	
БТОО	control	RMW)	1: Enable		01:]		width	000: 2 waits	100: Res	erved
	register	TXIVIV)			10: Rese	erved	selection	001: 1 wait	101: 3 wa	aits
					11: J		0: 16 bits	010: (1 + N)	waits110: 4 wa	aits
							1: 8 bits	011: 0 waits	111: 8 wa	aits
			B2E	B2M	B2OM1	B2OM0	B2BUS	B2W2	B2W1	B2W0
			W	W	W	W	W	W	W	W
	Block 2	C2H	1	0	0	0	0	0	0	0
B2CS	CS/WAIT	(Prohibit	0: Disable	0:16-MB	00: ROM/S	RAM	Data bus	Set number of	of wait	
	control	RMW)	1: Enable	area	01:]		width	000: 2 waits	100: Res	erved
	register	,		1: Area	10: Rese	erved	selection	001: 1 wait	101: 3 wa	aits
				setting	11: ^J		0: 16 bits	010: (1 + N)	waits110: 4 wa	aits
						l	1: 8 bits	011: 0 waits	111: 8 wa	
			B3E		B3OM1	B3OM0	B3BUS	B3W2	B3W1	B3W0
			W		W	W	W	W	W	W
	Block 3	СЗН	0		0	0	0	0	0	0
B3CS	CS/WAIT	(Prohibit	0: Disable		00: ROM/S	RAM	Data bus	Set number of	of wait	
	control	RMW)	1: Enable		01: \		width	000: 2 waits	100: Res	
	register				10: Rese	erved	selection	001: 1 wait	101: 3 wa	
					11: ^J		0: 16 bits		waits110: 4 wa	
-						_	1: 8 bits	011: 0 waits	111: 8 wa	
							BEXBUS	BEXW2	BEXW1	BEXW0
	Cutomod						W	W	W	W
	External	C7H					0	0	0	0
BEXCS	CS/WAIT control	(Prohibit					Data bus	Set number of		
	register	RMW)					width	000: 2 waits	100: Res	
	rogistor						selection 0: 16 bits	001: 1 wait	101: 3 wa waits110: 4 wa	
							1: 8 bits	010: (1 + N) V	waits110: 4 wa 111: 8 wa	
	Memory		S23	S22	S21	S20	S19	S18	S17	S16
	start		023	UZZ	UZ 1		W	1 510	017	010
MSAR0	address	C8H	1	1	1	1	1	1	1	1
	register 0		<u> </u>	'			23 to A16 se		<u>'</u>	'
	Memory		V20	V19	V18	V17	V16	V15	V14~9	V8
	address		V Z U	l via	I V 10		W	1 110	V 1 T ~" Ø	٧٥
MAMR0	mask	C9H	1	1	1	1	1	1	1	1
	register 0		<u>'</u>	<u>'</u>			0: Address of		<u>'</u>	'
	Memory		S23	S22	S21	S20	S19	S18	S17	S16
	start		525	ULL	1 021		W	1 010	517	510
MSAR1	address	CAH	1	1	1	1	1	1	1	1
	register 1		<u> </u>	<u> </u>	1		23 to A16 se	1	<u>'</u>	<u> </u>
	_		V21	V20	V19		23 to A16 se	V16	V15~9	\/o
	Memory		VZI	VZU	V 19	V18		V 10	v 15~9	V8
MAMR1	address	CBH			T ,		W			
	mask		1	1	1	1	1	1	1	
	register 1				CS1 area	size setting	0: Address of	comparison		

Note: TMP91CP27 don't include \overline{WAIT} pin. Therefore, when select "(1 + N) waits", operation is same with "1 wait".

Chip select/wait control (2/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0
	Memory		S23	S22	S21	S20	S19	S18	S17	S16
MOADO	start	0011				R/	W			
MSAR2	address	CCH	1	1	1	1	1	1	1	1
	register 2				Star	t address A2	23 to A16 se	tting		
	Memory		V22	V21	V20	V19	V18	V17	V16	V15
MAMDO	address	CDH				R/	W			
MAMR2	mask	CDH	1	1	1	1	1	1	1	1
	register 2				CS2 area	size setting	0: Address o	omparison		
	Memory		S23	S22	S21	S20	S19	S18	S17	S16
MCADO	start	CELL				R/	W			
MSAR3	address	CEH	1	1	1	1	1	1	1	1
	register 3				Star	t address A2	23 to A16 se	tting		
	Memory		V22	V21	V20	V19	V18	V17	V16	V15
NANADO	address					R/	W			
MAMR3	mask	CFH	1	1	1	1	1	1	1	1
	register 3				CS3 area	size setting	0: Address o	omparison		

(5) Clock control

Symbol	Name	Address	7	6	5	4	3	2	1	0
			XEN	XTEN	RXEN	RXTEN	RSYSCK	WUEF	PRCK1	PRCK0
							W	_	-	
			1	0	1	0	0	0	0	0
			High-	Low-	High-	Low-	Clock after	Warm-up	Select presca	aler clock
			frequency	frequency	frequency	frequency	release of	(WUP)	00: f _{FPH}	
	System		oscillator	oscillator	oscillator(fc)	oscillator(fs)	STOP mode	0 write:	01: Reserved	I
	clock		(fc)	(fs)	after release	after release		Don't care	10: fc/16	
SYSCR0	control	E0H	0: Stopped	0: Stopped	of stop mode	of stop mode		1 write:	11: Reserved	I
	register 0		1: Oscillation	1: Oscillation	0: Stopped	0: Stopped	0: fc	Warm-up		
	3				1: Oscillation	1: Oscillation	1: fs	start		
								0 read:		
								End of WUP		
								1 read:		
								Don't end		
								WUP		
							SYSCK	GEAR2	GEAR1	GEAR0
									W I	
	System						0	1	0	0
	clock						Clock		r of high freq	uency clock
SYSCR1	control	E1H					selection 0: fc	000: fc 001: fc /2		
	register 1						1: fs	001. fc /2 010: fc /4		
	. og.oto						1.15	010. fc /4 011: fc /8		
								100: fc /16		
								Others: Re	served	
				_	WUPTM1	WUPTM0	HALTM1	HALTM0		DRVE
				R/W	R/W	R/W	R/W	R/W		R/W
	System			0	1	0	1	1		0
SYSCR2	clock	E2H		Write "0".	WUP time f	or oscillator	HALT mode	9		1: Drive the
STOCKZ	control	EZN			00: Reserve	ed	00: Reserve	ed		pin in the
	register 2				01: 28/input	frequency	01: STOP r	node		stop
					10: 2 ¹⁴ /inpu		10: IDLE1 r	node		mode
					11: 2 ¹⁶ /inpu	t frequency	11: IDLE2 r	node		
			PROTECT	_	-	_	ALEEN	EXTIN	DRVOSCH	DRVOSCL
			R	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	EMC		0	0	1	0	0	0	1	1
EMCCR0	control	E3H	Protect flag	Write "0".	Write "1".	Write "0".	ALE Output	1: fc	fc oscillator	fs oscillator
	register 0		0: OFF				0: Disable	external	drive ability	drive abillity
			1: ON				1: Enable	clock	1: Normal	1: Normal
									0: Weak	0: Weak
EMCCR1	EMC control	E4H		d": Protect O						
	register 1									

Note 1: If protection is on by writing except "1FH" code to EMCCR1 register, write operations to the following SFRs are not possible.

(1) CS/WAIT controller B0CS, B1CS, B2CS, B3CS, BEXCS, MSAR0, MSAR1, MSAR2, MSAR3, MAMR0, MAMR1, MAMR2, MAMR3

(2) Clock gear (EMCCR1 can be written to) SYSCR0, SYSCR1, SYSCR2, EMCCR0

Note 2: When using internal SBI, set SYSCR0<PRCK1:0> to "00".

(6) 8-bit timer control (1/2)

(6 – 1) TMRA01

Symbol	Name	Address	7	6	5	4	3	2	1	0
			TA0RDE				I2TA01	TA01PRUN	TA1RUN	TA0RUN
			R/W				R/W	R/W	R/W	R/W
	TMRA01		0				0	0	0	0
TA01RUN	RUN	100H	Double				IDLE2		un/stop contr	ol
			buffer				0: Stopped	0: Stop and		
			0: Disable				1: Operation	1: Run (Cou	ınt up)	
			1: Enable							
T	TMRA0	102H								
TA0REG	register	(Prohibit				V	•			
		RMW)				Unde	fined			
TA 4 D E O	TMRA1	103H								
TA1REG	register	(Prohibit RMW)				<u>V</u>	•			
		KIVIVV)	TA 04 N44	TA01M0	PWM01	Unde PWM00		TA40110	TA 001 1/4	TAGOLICO
			TA01M1	TAUTIVIU	PWW01	PWW00 R/	TA1CLK1	TA1CLK0	TA0CLK1	TA0CLK0
		,	0	0	0	0	0	0	0	0
	TMRA01		Operation m		PWM cycle	U		k for TMRA1		
TA01MOD	source	104H	00: 8-bit time		00: Reserve	d	00: TAOTRO		TMRA0	K IUI
	CLK &		01: 16-bit tin		01: 2 ⁶ – 1	·u	01: φT1	,	00: TA0IN p	in input
	mode		10: 8-bit PP		10: 2 ⁷ – 1		10: φT16		01: φT1	
			11: 8-bit PW	'M	11: 2 ⁸ – 1		11: _φ T256		10: φT4	
									11: φT16	
							TAFF1C1	TAFF1C0	TAFF1IE	TAFF1IS
							R/	W	R/	W
	TMRA01	105H					1	1	0	0
TA1FFCR	flip-flop	(Prohibit					00: Invert T		1: TA1FF	Invertion
I	control	RMW)					01: SET TA		invert	by
							10: Clear T		enable	0: TMRA0
							11: Don't ca	are		1: TMRA1

(6 - 2) TMRA23

Symbol	Name	Address	7	6	5	4	3	2	1	0
			TA2RDE				I2TA23	TA23PRUN	TA3RUN	TA2RUN
			R/W				R/W	R/W	R/W	R/W
	TMRA23		0				0	0	0	0
TA23RUN	RUN	108H	Double				IDLE2	8-bit timer ru	ın/stop contr	ol
			buffer				0: Stopped	0: Stop and		
			0: Disable				1: Operation	1: Run (Cou	nt up)	
			1: Enable							
T40DE0	TMRA2	10AH								
TA2REG	register	(Prohibit RMW)					<u>V</u>			
						Unde	efined			
TA3REG	TMRA3	10BH (Prohibit				1	 V			
IASKEG	register	(FTOTIIDIL RMW)				<u>_</u>	efined			
		141111	TA23M1	TA23M0	PWM21	PWM20	TA3CLK1	TA3CLK0	TA2CLK1	TA2CLK0
			17 (ZOIVIT	171201110	1 VVIVIZ I		W	MODERO	INZOLICI	TAZOLIKO
	T14D 4 00		0	0	0	0	0	0	0	0
	TMRA23		Operation r	node	PWM cycle		Source cloc	ck for	Source cloc	k for
TA23MOD	source CLK &	10CH	00: 8-bit tim	ner	00: Reserve	ed	TMRA3		TMRA2	
	mode		01: 16-bit ti	mer	01: 2 ⁶ – 1		00: TA2TR	G	00: Reserve	ed
	mode		10: 8-bit PF	PG	$10: 2^7 - 1$		01: φT1		01: φT1	
			11: 8-bit PV	VM	11: 2 ⁸ – 1		10: _φ T16		10: _φ T4	
							11: φT256		11: φT16	
							TAFF3C1	TAFF3C0	TAFF3IE	TAFF3IS
	TMDAGO	10DH						W	R/	
TA3FFCR	TMRA23 flip-flop	(Prohibit					1	1	0	0
IASITON	control	(FTOTIIDIL RMW)					00: Invert T 01: SET TA	-	1:TA3FF invert	Invert by 0: TMRA2
	55111101	1(111111)					10: SET TA	-	enable	1: TMRA3
							11: Don't ca		CHADIC	1. HVIIVAS

8-bit timer control (2/2)

(6 - 3) TMRA45

Symbol	Name	Address	7	6	5	4	3	2	1	0
			TA4RDE				I2TA45	TA45PRUN	TA5RUN	TA4RUN
			R/W				R/W	R/W	R/W	R/W
	TMRA45		0				0	0	0	0
TA45RUN	RUN	110H	Double				IDLE2	8-bit timer ru	ın/stop contro	ol
	1.011		buffer				0: Stopped	0: Stop and	clear	
			0: Disable				1: Operation	1: Run (Cou	nt up)	
			1: Enable							
	TMRA4	112H				-	_			
TA4REG	register	(Prohibit				\	V			
	- 3	RMW)				Unde	efined			
	TMRA5	113H								
TA5REG	register	(Prohibit				-	V			
	_	RMW)					efined	T	I	
			TA45M1	TA45M0	PWM41	PWM40	TA5CLK1	TA5CLK0	TA4CLK1	TA4CLK0
			_	_	_		W I	_	_	_
	TMRA45		0	. 0	0	0	0	0	0	0
TA45MOD	source	114H	Operation m		PWM cycle	1		ck for TMRA5		k for
1A4SIVIOD	CLK &	1140	00: 8-bit tim 01: 16-bit tir		00 : Reserve	ea	00: TA4TR0	3	TMRA4 00: TA4IN F	Din innut
	mode		10: 8-bit PP		10: 2 ⁷ – 1		10: φT16		00. ΤΑ4ΙΙΝ F	rin input
			11: 8-bit PW	-	10. 2 - 1 11: 2 ⁸ - 1		11: φT256		10: φT4	
			11.00.00				φ.200		11: φT16	
							TAFF5C1	TAFF5C0	TAFF5IE	TAFF5IS
							R	/W	R/	W
	TMRA45	115H					1	1	0	0
TA5FFCR	flip-flop	(Prohibit					00: Invert T	A5FF	1:TA5FF	Invert by
	control	RMW)					01: SET TA	5FF	Invert	0: TMRA4
							10: Clear TA	A5FF	enable	1: TMRA5
							11: Don't ca	are		

(7) 16-bit timer control

(7 - 1) TMRB0

Symbol	Name	Address	7	6	5	4	3	2	1	0
			TB0RDE	-			I2TB0	TB0PRUN		TB0RUN
			R/W	R/W			R/W	R/W		R/W
			0	0			0	0		0
TB0RUN	TMRB0	180H	Double	Write "0".			IDLE2		run/stop cont	
	Run		buffer				0: Stopped	0: Stop and	-	
			0: Disable				1: Operation	1: Run (Cou		
			1: Enable				1. Operation	T. Ftan (Ooa	ιπ α ρ)	
			TB0CT1	TB0ET1	TB0CP0I	TB0CPM1	ТВ0СРМ0	TB0CLE	TB0CLK1	TB0CLK0
			R/		W*			R/W		
	TMRB0	182H	0	0	1	0	0	0	0	0
	source		TB0FF1 Inve			Capture time			Source cloc	
TB0MOD	CLK &	(Prohibit	0: Disable		capture	00: Disable	9	enable	00: TB0IN0	
	mode	RMW)	1: Enable			01: ↑, ↑ (TB0I	N0. TB0IN1)		01: _φ T1	
		,	Capture to	TB0RG1		10: ↑, ↓ (TB0I			10: _φ T4	
			TB0CP1	matching		11: ↑, ↓ (TA10			11: _φ T16	
			TB0FF1C1	TB0FF1C0	TB0C1T1	TB0C0T1	TB0E1T1	TB0E0T1	TB0FF0C1	TB0FF0C0
			W	•		R	W		W	/ *
			1	1	0	0	0	0	1	1
	TMDDO	183H	00: Invert TE	30FF1	TB0FF0 inv	ert trigger	•	•	00: Invert T	B0FF0
TDOFFOR	TMRB0		01: Set TB0	FF1	0: Disable	1: Enable			01: Set TB0	FF0
TB0FFCR	flip-flop control	(Prohibit	10: Clear TE	BOFF1	Invert when	Invert when	Invert when	Invert when	10: Clear Ti	B0FF0
	CONTROL	RMW)	11: Don't ca	re	the UC	the UC	the UC	the UC	11: Don't ca	ire
					value is	value is	matches	matches		
					loaded into	loaded into	with	with		
					TB0CP1	TB0CP0	TB0RG1	TB0RG0		
	TMRB0	188H				_	_			
TB0RG0L	register 0	(Prohibit				V	V			
	Low	RMW)				Unde	fined			
	TMRB0	189H					_			
TB0RG0H	register 0	(Prohibit				V	V			
	High	RMW)				Unde	fined			
	TMRB0	18AH					-			
TB0RG1L	register 1	(Prohibit				V	V			
	Low	RMW)				Unde	fined			
	TMRB0	18BH				-	-			
TB0RG1H	register 1	(Prohibit				V				
	High	RMW)				Unde	fined			
	TMRB0 capture						-			
TB0CP0L	register 0	18CH				F	?			
	Low					Unde	fined			
	TMRB0 capture									
TB0CP0H	register 0	18DH				F	₹			
	High					Unde	fined			
	TMRB0 capture					_	-			
TB0CP1L	register 1	18EH				F	?			
	Low					Unde	fined			
	TMRB0					-	-			
TB0CP1H	capture register 1	18FH				F	?			
	High					Unde	fined			

Note: When programming "1" to TB0MOD<TB0CP0I> in condition of programmed "0", present value of up-counter is captured to TB0CP0 register.

TOSHIBA

(8) UART/serial channel control (1/2)

(8 - 1) UART/SIO channel 0

Symbol	Name	Address	7	6	5	4	3	2	1	0			
	Serial	200H	RB7/TB7	RB6/TB6	RB5/TB5	RB4/TB4	RB3/TB3	RB2/TB2	RB1/TB1	RB0/TB0			
SC0BUF	channel 0	(prohibit			R (F	Receiving)/W	(Transmissio	on)					
	buffer	RMW)				Undet	fined						
			RB8	EVEN	PE	OERR	PERR	FERR	SCLKS	IOC			
	Serial		R R/W R (Cleare				ared to 0 by r	eading)	R/	W			
SC0CR	channel 0	201H	Undefined	0	0	0	0	0	0	0			
	control		Receiving	Parity	1: Parity		1: Error		0: SCLK0 ↑	1: SCLK0			
			data bit8	0: Odd	enable	Overrun	Parity	Framing	1: SCLK0 ↓	pin input			
				1: Even									
			TB8	CTSE	RXE	WU	SM1	SM0	SC1	SC0			
			_			R/\							
00011000	Serial	00011	0	0	0	0	0	0	0	0			
SC0MOD0	channel 0 mode0	202H	Transmission data bit8	1: CTS enable	1: Receive enable	1: Wakeup enable	00: I/O interface		00: TA0TRG 01: Baud rate generator				
	modeo		uata bito	CHADIC	Citable	Citable	01: 7-bit UA			Ü			
							10: 8-bit UA 11: 9-bit UA		10: Internal d	0.0			
			_	BR0ADDE	BR0CK1	BR0CK0	BR0S3	BR0S2	BR0S1	BR0S0			
		703H		R/W									
	Serial channel 0 baud rate control		0	0	0	0	0	0	0	0			
BR0CR			Write "0".	1: (16 – K)/16	00: φT0			•	Ŭ				
			***************************************	divided	01: φΤ2								
				enable	10: φT8		Set the dividing value "N" (0 to F).			o F).			
					11: φT32								
	Serial						BR0K3	BR0K2	BR0K1	BR0K0			
DDOADD	channel 0	00411						R	W				
BR0ADD	K setting	204H					0	0	0	0			
	register			_			S	et the value	of "K" (1 to F).			
			I2S0	FDPX0									
			R/W	R/W									
			0	0									
CCOMOD4	Serial	20511	IDLE2	I/O									
SC0MOD1	channel 0 mode1	205H	0: Stop	interface									
	inodei		1: Operation	1: Full duplex									
				0: Half									
				duplex									

(8 - 2) IrDA

(0 2) 11													
Symbol	Name	Address	7	6	5	4	3	2	1	0			
	I-DA		PLSEL	RXSEL	TXEN	RXEN	SIRWD3	SIRWD2	SIRWD1	SIRWD0			
			R/W										
			0	0	0	0	0	0	0	0			
SIRCR	IrDA control	-	Transmission	Receiving	Transmission	Receiving	Select effective pulse width						
	register		pulse width	data logic 0: "H" pulse 1: "L" pulse	operation	operation	Pulse width of more than and equal						
			0: 3/16		0: Disable	0: Disable	"2x × (Setting value + 1)"						
			1: 1/16	i. L puise	1: Enable	1: Enable	Possible: 1 to 14						
							Not possible	e: 0, 15					

UART/serial channel control(2/2)

(8 - 3) UART/SIO channel 1

Symbol	Name	Address	7	6	5	4	3	2	1	0
	Serial	208H	RB7/TB7	RB6/TB6	RB5/TB5	RB4/TB4	RB3/TB3	RB2/TB2	RB1/TB1	RB0/TB0
SC1BUF	channel 1	(Prohibit RMW)			R ((Receiving)/V	V (Transmiss	ion)		
	buffer					Unde	efined			
			RB8	EVEN	PE	OERR	PERR	FERR	SCLKS	IOC
	Serial		R R/W R (Clear				ared to 0 by r	eading)	R/	W
SC1CR	channel 1	209H	Undefined	0	0	0	0	0	0	0
00.0.0	control	200	Receiving	,	1: Parity		1: Error		0: SCLK1 ↑	1:SCLK1
			data bit 8	0: Odd	enable	Overrun	Parity	Framing	1: SCLK1 ↓	pin input
				1: Even						
			TB8	CTSE	RXE	WU	SM1	SM0	SC1	SC0
							/W			
00414000	Serial	00411	0	0	0	0	0	0	0	0
SC1MOD0	channel 1	20AH	Transmissi on data bit8	1: CTS enable	1: Receive enable	1: Wakeup enable	00: I/O interface		00: TA0TRG	
	mode 0	0	UII Uala Dilo	enable	enable	enable	01: 7-bit UAF		01: Baud rate	ŭ
							10: 8-bit UAF		10: Internal o	0.0
				BR1ADDE	BR1CK1	BR1CK0	11: 9-bit UAF BR1S3	BR1S2	11: External of BR1S1	BR1S0
	Serial	20BH	_	BRIADDE	BRICKI	l .	W	DR132	БКТОТ	BK130
			0	0	0	0	0	0	0	0
BR1CR	channel 1			1: (16 – K)/16					v	
	baud rate control		vviiic o.	divided	00: φτο 01: φT2					
	COLLIO			enable	10: φT8		Set	the dividing v	/alue "N" (0 to	lue "N" (0 to F).
					11: φT32					
	Serial						BR1K3	BR1K2	BR1K1	BR1K0
BR1ADD	channel 1	20CH						R	W	
DKIADD	Ksetting	20CH					0	0	0	0
	register						S	Set the value	of "K" (1 to F).
			12S1	FDPX1						
			R/W	R/W						
	Serial		0	0						
SC1MOD1	channel 1	20DH	IDLE2	I/O						
	mode1		0: Stop	interface						
			1:	1: Full duplex						
			Operation	0: Half duplex						
	l			uupiex		l .			l .	

- Note 1: As all error flags SCxCR<OERR, PERR,FERR> are cleared after reading, do not test only a single bit with a bit-testing instruction.
- Note 2: The baud rate genetrator can be set N = "1" when UART mode and disable + (16 K)/16 division function. Don't use in I/O interface mode.
- Note 3: Set BRxCR<BRxADDE> to "0" and disable + (16 K)/16 division function in I/O interface mode.

(9) I²C bus/serial channel control (1/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0		
		240H	BC2	BC1	BC0	ACK		SCK2	SCK1	SCK0 /SWRMON		
		(I ² C bus	W			R/W		W	W	R/W		
		mode)	0	0	0	0		0	0	0/1		
	Serial bus		000: 8 001: 1 010: 2		Acknowledge mode 0: Disable 1: Enable		Internal serial 000: 5 001 011: 8 100 110: 11 111	When writing)				
SBI0CR1	control		SIOS	SIOINH	SIOM1	SIOM0		SCK2	SCK1	SCK0		
	register 1	240H	W	W	W	W			W			
		(SIO mode) (Prohibit RMW)	0	0	0	0		0	0	0		
			Transfer control 0: Stop 1: Start	ntrol stop of 00: 8-bit transmit transfer 01: Reserved		nsmit d usmit/receiving		Select frequency of serial clock 000: 4 001: 5 010: 6 011: 7 100: 8 101: 9 110: 10 111: External SCK input				
	SBI	241H	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0		
SBI0DBR	data	(Prohibit	R (Receiving)/W (Transmission)									
	buffer register	RMW)	Undefined									
			SA6	SA5	SA4	SA3	SA2	SA1	SA0	ALS		
							W					
I2C0AR	I ² C bus	242H	0	0	0	0	0	0	0	0		
	address register	(Prohibit RMW)			Se	etting slave ac	ddress			Address recognition 0: Enable 1: Disable		

- Note 1: When use built-in SBI, set SYSCR0<PRCK1:0> to fFPH.
- Note 2: Set the SBI0CR1<BC2:0> to "000" before switching to a clock-synchronous 8-bit SIO mode.
- Note 3: Switch a mode to Port mode after confirming that the bus is free. And, switch from port mode to I²C bus mode or SIO mode after confirming port conditon = "H".
- Note 4: Set the transfer mode and the serial clock in SIO mode after clearing SBI0CR1<SIOS> to "0" and <SIOINH> to "1".
- Note 5: After reset, default value of SBI0CR1<SCK0> is cleared "0", and default value of <SWRMON> is set "1".

I²C bus/serial channel control (2/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0
			MST	TRX	BB	PIN	SBIM1	SBIM0	SWRST1	SWRST0
		243H			·	W				
			0	0	0	1	0	0	0	0
		(I ² C bus	0: Slave	0: Receiver	0: Generates	1: Cancel	Operation mo		Software res	
		mode)	1: Master	1: Transmitter	the stop	INTSBI	00:Port mode		Write "10 " and "01" in	
		(D. 1.11.1		· · · · · · · · · · · · · · · · · · ·	condition	interrupt			order, then	
		(Prohibit			1: Generates	request	8-bit SIO	-	reset signal is	
SBI0CR2	Serial bus	RMW)			the start		10:I ² C bus mode		generated.	
	interface				condition		11:Reserved	t		
(In writing)	control						SBIM1	SBIM0	_	_
	register 2	243H					V	V	W	W
		(SIO					0	0	0	0
		mode)					Operation m	ode selection	Write	
							00: Port mod			
		(Prohibit					01:SIO mod	е		
		RMW)					10: I ² C bus n	node		
							11:Reserved	t		
			MST	TRX	BB	PIN	AL	AAS	AD0	LRB
				•	•	R	•	•	•	
			0	0	0	1	0	0	0	0
		0.401.1	0: Slave	0: Receiver	0: Bus free	Interrupt	0: Undetected		0: Undetected	
		243H (I ² C bus	1: Master	1: Transmitter	1: Bus busy	request	1: Detect	1: Detect	1: Detect	received
						0: Requested	arbitration	slave	general	bit monitor
		mode)				1: Canceled	lost	address	call	0: "0"
	0							match or		1: "1"
001000	Serial bus							general		
SBI0SR	interface							call		
(In reading)	status	gister					SIOF	SEF		
	register							?		
							0	0		
		243H					Transfer	Shift		
		(SIO					status	operation		
		mode)					monitor	status		
							0: Terminate	monitor		
							1: In progress	0: Terminate		
								1: In progress		
			-	I2SBI0						
	Serial bus	244H	W	R/W						
SBI0BR0	interface		0	0						
SDIUBKU	baud rate	(Prohibit	Write "0".	IDLE2						
	register 0	RMW)		0: Stop						
				1: Operation						
			P4EN	-						
	0 1 1	0.4511	W	W						
	Serial bus	245H	0	0						
SBI0BR1	interface	(Drobib!	Clock	Write "0".						
	baud rate	(Prohibit	control							
	register 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0: Stop							
	1		1: Operation							
			-,							

(10) AD converter control

Symbol	Name	Address	7	6	5	4	3	2	1	0	
			EOCF	ADBF	_	_	ITM0	REPEAT	SCAN	ADS	
			F	₹	R/W	R/W	R/W	R/W	R/W	R/W	
			0	0	0	0	0	0	0	0	
			End flag	Busy flag	Write "0".	Write "0".	Interrupt	0: Single	0: Channel	1: Start	
	AD	2B0H	1: Conversion	1: Conversion			specification	conversion		conversion	
			complete	in progress			channel	1:Repeat	mode		
ADMOD0	mode						fixed repeat	conversion	1: Channel		
	register 0	(Prohibit RMW)					mode		scan		
		TXIVIVV)					0: Every		mode		
							conversion 1: Every				
							fourth				
							conversion				
			VREFON	I2AD			ADTRGE	ADCH2	ADCH1	ADCH0	
			R/W	R/W			R/W		R/W		
			0	0			0	0	0	0	
			1: VREF on	IDLE2			External	Input channe	el selection		
	AD			0: Stop			trigger start	Fixed/S	Scan		
ADMOD1	mode	2B1H		1: Operation			0: Disable	000: AN0/AN			
7 IDIVIOD I	register 1	20111					1: Enable	001: AN1/AN	10 →AN1 10 → AN1 → A	NNO.	
	· ·								$10 \rightarrow AN1 \rightarrow A$ $10 \rightarrow AN1 \rightarrow A$		
								100:			
								101: Do	n't select		
								110:	ii i seleci		
								111:)	_		
	AD result	†	ADR01	ADR00						ADR0RF	
ADREG04L	register 0/4 low	2A0H		₹						R	
	-			fined	10007	ABBOO	ADDOS	10004	ADDOG	0	
1000000	AD result	0.4411	ADR09	ADR08	ADR07	ADR06	ADR05	ADR04	ADR03	ADR02	
ADREG04H	register 0/4 high	2A1H	R Undefined								
			ADR11	ADR10		Undelli	ned			ADR1RF	
ADREG15L	AD result register 1/5	2A2H		R ADICTO						R	
	low	ZMZП		efined						0	
	-		ADR19	ADR18	ADR17	ADR16	ADR15	ADR14	ADR13	ADR12	
ADREG15H	AD result register 1/5	2A3H	אואטא	עהעוס	אטאוו	R R	פואטא	ADN 14	עטעוא	VDVIZ	
ADREGISH	high	ZMON				Undefi	ned				
	•		ADR21	ADR20		Sildelli				ADR2RF	
ADREG26L	AD result register 2/6	2A4H		R ADI(20						R	
, 151 NE 020E	low			fined						0	
	AD result		ADR29	ADR28	ADR27	ADR26	ADR25	ADR24	ADR23	ADR22	
ADREG26H	register 2/6	2A5H			1	R			1		
AUKEG26H	high					Undefi	ned				
	AD result		ADR31	ADR30		- C.I.GOIII				ADR3RF	
ADREG37L	register 3/7	2A6H		R ADI(30						R	
, DI (LOG) L	low	2, (011		fined						0	
	AD result		ADR39	ADR38	ADR37	ADR36	ADR35	ADR34	ADR33	ADR32	
ADREG37H	register 3/7	2A7H	, 101100	, 151100	, 151101	R R	, 121100	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	, , , , , , , , , , , , , , , , , , , ,	, , , , , , , , , , , , , , , , , , , ,	
, LDINEGOI II	high	2/1/11									
	3					Undefi	IEU				

Note 1: ADMOD0<ADS> is always read as "0".

Note 2: When using \overline{ADTRG} with ADMOD1<ADTRGE> = "1", do not set ADMOD1<ADCH2:0> = "011.

Note 3: When set ADMOD1<I2AD> to "0", operation is different by AD conversion mode after released Halt mode.

(11) Watchdog timer control

Symbol	Name	Address	7	6	5	4	3	2	1	0
			WDTE	WDTP1	WDTP0	_	_	I2WDT	RESCR	-
			R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	WDT		1	0	0	0	0	0	0	0
WDMOD	mode register	300H	1: WDT enable	00: 2 ¹⁵ /f _{SYS} 01: 2 ¹⁷ /f _{SYS} 10: 2 ¹⁹ /f _{SYS} 11: 2 ²¹ /f _{SYS}	; ;	Write "0".	Write "0".	IDLE2 0: Stop 1: Operation	1: Internaly connects WDT out to the reset pin	Write "0".
WDCR WDT control		301H (Prohibit RMW)				OT disable	- W -	H: WDT clear		

(12) RTC (Real time clock) control

Symbol	Name	Address	7	6	5	4	3	2	1	0
			-					RTCSEL1	RTCSEL0	RTCRUN
			R/W					R/	R/W	
	RTC		0					0	0	0
RTCCR	control	310H	Write "0".					00: 2 ¹⁴ /fs		0: Stop
	register							01: 2 ¹³ /fs 10: 2 ¹² /fs 11: 2 ¹¹ /fs		and
								10: 2 ¹² /fs		clear
								11: 2 ¹¹ /fs		1: RUN

6. Port Section Equivalent Circuit Diagram


· Reading the circuit diagram

Basically, the gate symbols written are the same as those used for the standard CMOS logic IC " $74HC\times\times$ " series.


The dedicated signal is described below.

STOP: This signal becomes active "1" when the halt mode setting register is set to the STOP mode (SYSCR2<HALTM1:0> = 0, 1) and the CPU executes the HALT instruction. When the drive enable bit SYSCR2<DRVE> is set to "1", stop remains at "0".


- The input protection resistance ranges from several tens of ohms to several hundreds of ohms.
- P0 (AD0 to AD7), P1 (AD8 to AD15, A8 to A15), P2 (A16 to A21, A0 to A5), P60, P70 to P74, P80 to P83, P91 to P92 and P94 to P95




■ P30 (RD), P31 (WR)




■ P32, P40 to P42




P5 (AN0 to AN3)




■ P63 (INT0)



■ P61 (SO/SDA), P62 (SI/SCL), P90 (TXD0) and P93 (TXD1)



■ P96 (XT1) and P97 (XT2)




■ NMI




AM0 and AM1




ALE




■ RESET



■ X1 and X2



AVCC and AVSS



7. Points to Note and Restrictions

(1) Notation

1. The notation for built-in I/O registers is as follows register symbol<Bit symbol> Example: TA01RUN<TA0RUN> denotes bit TA0RUN of register TA01RUN.

2. Read-modify-write instructions

An instruction in which the CPU reads data from memory and writes the data to the same memory location in one instruction.

```
Example 1: SET 3, (TA01RUN) ...... Set bit 3 of TA01RUN.
```

Example 2: INC 1, (100H)...... Increment the data at 100H.

• Examples of read-modify-write instructions on the TLCS-900

Exchange instruction

```
EX (mem), R
```

Arithmetic operations

```
ADD (mem), R/# ADC (mem), R/# SUB (mem), R/# SBC (mem), R/# INC #3, (mem) DEC #3, (mem)
```

Logic operations

```
AND (mem), R/# OR (mem), R/#
XOR (mem), R/#
```

Bit manipulation operations

```
STCF #3/A, (mem) RES #3, (mem) SET #3, (mem) CHG #3, (mem) TSET #3, (mem)
```

Rotate and shift operations

RLC	(mem)	RRC	(mem)
RL	(mem)	RR	(mem)
SLA	(mem)	SRA	(mem)
SLL	(mem)	SRL	(mem)
RLD	(mem)	RRD	(mem)

3. fosch, fc, fs, ffph, fsys and one state

The clock frequency input on ins X1 and X2 is called f_{OSCH}. TMP91CP27 have not DFM. Therefore, become fc equal f_{OSCH}. It called fs that clock frequency is inputted from XT1/XT2 pin.

The clock selected by SYSCR1<SYSCK> is called fFPH. The clock frequency give by fFPH divided by 2 is called fSYS.

One cycle of fSYS is referred to as one state.

TOSHIBA

(2) Points to note

a. AM0 and AM1 pins

This pin is connected to the VCC pin. Do not alter the level when the pin is active.

b. Warm-up counter

The warm-up counter operates when STOP Mode is released, even if the system is using an external oscillator. As a result a time equivalent to the warm-up time elapses between input of the release request and output of the system clock.

c. Programmable pull-up resistor

The programmable pull-up resistor can be turned ON/OFF by a program when the ports are set for use as input ports. When the ports are set for use as output ports, they cannot be turned ON/OFF by a program.

The data registers (e.g., P4 register) are used to turn the pull-up resistors ON/OFF. Consequently read-modify-write instructions are prohibited. Therefore, use Transfer instruction.

d. Watchdog timer

The watchdog timer starts operation immediately after a reset is released. When the watchdog timer is not to be used, disable it.

e. AD converter

TMP91CP27 include function that can cut or connect the string resistor between the reference pins (Share with AVCC and AVSS pins in TMP91CP27) by program. (ADMOD1 <VREFON>)

When STOP mode is used as reduce consumption power supply, disable the resistor using the program before the HALT instruction is executed.

f. RTC

If set IDLE1 mode (Operate only oscillator) and execute HALT instruction, built-in RTC is operation enable condition. If want to stop operation, stop operation by setting control register RTCCR <RTCRUN> to "0".

g. CPU (Micro DMA)

Only the LDC cr, r and LDC r, cr instructions can be used to access the control registers in the CPU (e.g., the transfer source address register (DMASn)).

h. Undefined SFR

The value of an undefined bit in an SFR (Special function register) is undefined when read.

i. POP SR instruction

Please execute the POP SR instruction during DI condition.

j. Releasing the HALT mode by requesting an interruption

Usually, interrupts can release all halts status. However, the interrupts ($\overline{\text{NMI}}$, INTO, INTRTC) which can release the HALT mode may not be able to do so if they are input during the period CPU is shifting to the HALT mode (for about 5 clocks of f_{FPH}) with IDLE1 or STOP mode (IDLE2 is not applicable to this case).(In this case, an interrupt request is kept on hold internally)

If another interrupts is generated after it has shifted to HALT mode completely, halt status can be released without difficulty. The priority of this interrupt is compared with that of the interrupt kept on hold internally, and the interrupt with higher priority is handled first followed by the other interrupt.

8. Package Dimensions

P-LQFP64-1010-0.50D

Unit: mm

