900, 900/L, 900/H, 900/L1, 900/H2 CPU Core Different Points

There are 5 type CPU core: 900, 900/L, 900/H, 900/L1, and 900/H2 in TLCS-900 series and they are different from following points.

Table 1 Differences between CPUs

CPU Content of Difference	900	900/L	900/H, 900/L1	900H2
Maximum address bus width	24 bits	←	←	←
Maximum data bus width	16 bits	←	←	32 bits
Instruction queue buffer	4 bytes	←	←	12 bytes
Instruction set	TLCS-900	Following instructions deleted from TLCS- 900 NORMAL MAX Following instructions added MIN	Following instructions deleted from TLCS- 900 NORMAL MAX	Following instructions deleted from TLCS- 900 NORMAL MAX LDX
Code fetch during branch instruction execution	Jump addres code is fetched only when branch condition is true	←	←	Jump address code is always prefetched irrespective of branch condition
Micro DMA	4 channels	←	←	8 channels
CPU privilege mode	System mode and normal mode	System mode only	←	←
CPU register mode	MIN mode and MAX mode (MIN mode after reset)	← (MAX mode after reset)	MAX mode only	←
Interrupt method	Restart method	Vector method	←	←
Normal stack pointer, XNSP	Available	N/A	←	←
Interrupt nesting counter, INTNEST (used mainly for the OS)	N/A	Available	←	←

TOSHIBA

1. Outline

The TLCS-900/L1 series has an original Toshiba high-performance 16-bit CPU. Combining the CPU with various I/O function blocks (such as timers, serial I/Os, ADs) creates broad possibilities in application fields.

The TLCS-900/L1 CPU, being 16-bit CPU, has a 32-bit/16-bit register bank configuration, therefore it is suitable as an embedded controller.

The TLCS-900/L1 CPU features are as follows:

- (1) TLCS-90 extended architecture
 - Upward compatibility on mnemonic and register set levels
- (2) General-purpose registers
 - All 8 registers usable as accumulator
- (3) Register bank system
 - four 32-bit register banks
- (4) 16M-byte linear address space; 9 types addressing modes
- (5) Dynamic bus sizing system
 - Can consist 8-/16-bit external data bus together
- (6) Orthogonal instruction sets
 - 8-/16-/32-bit data transfer/arithmetic instructions
 - 16-bit multiplication/division
 - 16 × 16 to 32-bits (signed/unsigned)
 - 32 ÷ 16 to 16-bits: remainder 16-bits (signed/unsigned)
 - Bit processing including bit arithmetic
 - Supporting instruction for C compiler
 - Filter calculations: multiplication-addition arithmetic, modulo increment instruction
- (7) High-speed processing
 - Pipeline system with 4-byte instruction queue buffer
 - 32-bit ALU

TCS-900/L1 CPU

2. CPU Operating Modes

The 900/L1 has only system mode.

In system mode, there are no restrictions on using instructions or registers.

The CPU resources effective in system mode are as follows:

- (1) General-purpose registers
 - \bullet Four 32-bit general-purpose registers \times 4 banks
 - Four 32-bit general-purpose registers (including system stack pointer: XSP)
- (2) Status register (SR)
- (3) Program counter (PC): 32 bits
- (4) Control register: parameter register for micro DMA, etc.
- (5) All CPU instructions
- (6) All built-in I/O registers
- (7) All built-in memories

TCS-900/L1 CPU

3. Registers

3.1 Register Structure · · · 16-Mbyte program area/16-Mbyte data area

Figure 3.1.1 illustrates the format of registers.

Four 32-bit general-purpose registers \times 4 banks

+

Four 32-bit general-purpose registers

+

32-bit program counter

+

Status register

Register mode changing

The <MAX> bit in status register (SR) is initialized to 1 and set to Maximum mode by resetting. The 900/L1 has only Maximum mode.

Stack Pointer

The stack pointer (SP) is provided for only System mode (XSP). The System stack pointer (XSP) is set to 100H by resetting.





Figure 3.1.1 Register format (16-Mbyte program area)

3.2 Register Details

3.2.1 General-purpose bank registers

In maximum mode, the following four 32-bit general-purpose registers consisting of 4 banks can be used. The register format in a bank is shown below.

Four 32-bit registers (XWA, XBC, XDE, and XHL) are general-purpose registers and can be used as an accumulators and index registers. They can also be used as 16-bit registers (WA, BC, DE, and HL), in which case, the lower 16 bits of the 32-bit registers are assigned.



Note: Round brackets () signify 16-bit registers.

16-bit registers can be used as accumulators, index registers in index addressing mode, and displacement registers. They can also be used as two 8-bit general-purpose registers (W, A, B, C, D, E, H, and L) to function for example as accumulators.

3.2.2 32-bit general-purpose registers

The TLCS-900 series has four 32-bit general-purpose registers (XIX, XIY, XIZ, and XSP). The register format is shown below.

These registers can also be used as accumulators, index registers, and displacement registers. They can be used either as 16-bit, or 8-bit registers. Names when registers are used as 8-bit registers are listed later.

	32 bits register — 16 bit register —							
XIX		IX						
XIY		IY						
XIZ		IZ						
XSP		SP						

Stack Pointer

The XSP register is utilized for stack pointer. It is used when the interrupt is occured or CALL, RET instruction are executed. The stack pointer (XSP) is set to 100H by resetting.

3.2.3 Status Register (SR)

The status register contains flags indicating the status (operating mode, register format, etc.) of the CPU and operation results. This register consists of two parts. The upper byte of the status register (bits 8 to 15) indicates the CPU status. The lower byte (bits 0 to 7) are referred to as the flag register (F). This indicates the status of the operation result. The TLCS-900 series has two flag registers (F and F). They can be switched using the EX instruction.

(1) Upper Byte of Status Register

15	14	13	12	11	10	9	8
SYSM	IFF2	IFF1	IFF0	MAX	RFP2	RFP1	RFP0

1. SYSM (System Mode)

Indicates the CPU operating mode, system or normal. 900/L1 has only system mode.

0	Normal mode
1	System mode (900/L1 has only this mode.)

2. IFF2 to IFF0 (Interrupt mask Flip-Flop2 to 0)

Mask registers with interrupt levels from 1 to 7. Level 7 has the highest priority. Initialized to 111 by reset.

		_
000	Enables interrupts with level 1 or higher.	Same
001	Enables interrupts with level 1 or higher.	J dame
010	Enables interrupts with level 2 or higher.	
011	Enables interrupts with level 3 or higher.	
100	Enables interrupts with level 4 or higher.	
101	Enables interrupts with level 5 or higher.	
110	Enables interrupts with level 6 or higher.	
111	Enables interrupts with level 7 only (non-maskable interrupt).	

Any value can be set using the EI instruction.

When an interrupt is received, the mask register sets a value higher by 1 than the interrupt level received. When an interrupt with level 7 is received, 111 is set. Unlike with the TLCS-90 series, the EI instruction becomes effective immediately after execution.

3. MAX (MINimum/ MAXimum)

Bit used to specify the register mode which determines the sizes of the register banks and the program counter.

0	Minimum mode
1	Maximum mode (900/L1 has only this mode.)

Initialized to 1 (maximum mode) for 900/L1 by reset.

The minimum mode is not support for 900/L1. Therefore, do not write 0 to this bit.

4. RFP2 to RFP0 (Register File Pointer2 to 0)

Indicates the number of register file (register bank) currently being used. Initialized to 000 by reset.

The values in these registers can be operated on using the following three instructions. RFP2 is fixed to 0 in maximum mode. It remains 0 even if an attempt to change it to 1 using following instructions.

• LDF imm ; RFP \leftarrow imm (0 to 3)

• INCF ; RFP \leftarrow RFP + 1

• DECF ; RFP \leftarrow RFP -1

(2) Flag Register, F

7	6	5	4	3	2	1	0	_
S	Z	0	Н	0	٧	N	С	:R/W

1. S (Sign flag)

1 is set when the operation result is negative, 0 when positive.

(The value of the most significant bit of the operation result is copied.)

2. Z (Zero flag)

1 is set when the operation result is zero, otherwise 0.

3. H (Half carry flag)

1 is set when a carry or borrow from bit 3 to bit 4 occurs as a result of the operation, otherwise 0. With a 32-bit operation instruction, an undefined value is set.

4. V (Parity/over-flow flag)

Indicates either parity or overflow, depending on the operation type.

Parity (P): 0 is set when the number of bits set to 1 is odd, 1 when even.

An undefined value is set with a 32-bit operation instruction.

Overflow (V): 0 is set if no overflow, if overflow 1.

5. N (Negative)

ADD/SUB flag

0 is set after an addition instruction such as ADD is executed, 1 after a subtraction instruction such as SUB.

Used when executing the DAA (decimal addition adjust accumulator) instruction.

6. C (Carry flag)

1 is set when a carry or borrow occurs, otherwise 0.

Read and write process of status register

Read from bits 0 to 15	1. PUSH SR POP dst				
Write to bits 0 to 15	1. POP SR				
Only bit 15	1 is always set, because				
<sysm></sysm>	900/L1 CPU has only system mode.				
Only bits 14 to 12	1. Elnum				
<iff2:0></iff2:0>	A value of num is written.				
Only bit 11	The minimum mode is not support for 900/L1.				
<max></max>	Therefore, do not write 0 to this bit.				
Only bits 10 to 8	1. LDF imm				
<rfp2:0></rfp2:0>	2. INCF				
	3. DECF				
Only bits 7 to 0	1. PUSH F / POP F				
	2. EX F, F'				
	A flag is set indirectly by executing				
	arithmetic instructions etc.				

3.2.4 Program Counter (PC)

The program counter is a pointer indicating the memory address to be executed next.

In maximum mode, the program counter consists of 32 bits. The size of the program area depends on the number of the address pins that the product has. With 24 address pins (A0 to A23), a maximum program area of 16 Mbytes can be accessed as a linear address space. In this case, the upper 8 bits of the program counter (bits 24 to 31) are ignored.

PC after reset


The 900/L1 reads a value of a reset vector from a vector base address by reset and sets the value into a program counter. Then, program after the vector specified by the program counter are executed.

The vector base address is depending on products. They are given below.

Vector Base Address		PC setting afte	er reset
0FFFF00H	PC (7:0) PC (15:8)	← 0FFFF00H ← 0FFFF01H value of address	
	PC (23:16)	← 0FFFF02H	

3.2.5 Control registers (CR)

The control registers consist of registers used to control micro DMA operation and an interrupt nesting counter. Control registers can be accessed by using the LDC instruction. Control registers are illustrated below.





For micro DMA, refer to Chapter 4 TLCS-900/L1 LSI Devices.

3.3 Register Bank Switching

Register banks are classified into the following three types.

Current bank registers

Previous bank registers

Absolute bank registers

The current bank is indicated by the register file pointer, <RFP>, (status register bits 8 to 10). The registers in the current bank are used as general-purpose registers, as described in the previous section. By changing the contents of the <RFP>, another register bank becomes the current register bank.

The previous bank is indicated by the value obtained by subtracting 1 from the <RFP>. For example, if the current bank is bank 3, bank 2 is the previous bank. The names of registers in the previous bank are indicated with a dash (WA', BC', DE', HL'). The EX instruction (EX A,A') is used to switch between current and previous banks.

All bank registers, including the current and previous ones, have a numerical value (absolute bank number) to indicate the bank. With a register name which includes a numerical value such as RW0, RA0, etc., all bank registers can be used. These registers (that is, all registers) are called absolute bank registers.

The TLCS-900 series CPU is designed to perform optimally when the current bank registers are operated as the working registers. In other words, if the CPU uses other bank registers, its performance degrades somewhat. In order to obtain maximum CPU efficiency, the TLCS-900 series has a function which easily switches register banks.

The bank switching function provides the following advantages:

- Optimum CPU operating efficiency
- Reduced programming size (Object codes)
- Higher response speed and reduced programming size when used as a context switch for an interrupt service routine.

Bank switching is performed by the instructions listed below.

LDF imm : Sets the contents of the immediate value in <RFP>. imm: 0 to 3

INCF : Increments <RFP> by 1.DECF : Decrements <RFP> by 1.

The immediate values used by the LDF instruction are from 0 to 3. If a carry or borrow occurs when the INCF or DECF instruction is executed, it is ignored. The value of the <RFP> rotates. For example, if the INCF instruction is executed with bank 3, the result is bank 0. If the DECF instruction is executed with bank 0, the result is bank 3. Note that careless execution of the INCF or DECF instruction may destroy the contents of the register bank.

• Example of Register Bank Usage

The TLCS-900 series registers are formatted in banks. Banks can be used for processing objectives or interrupt levels. Two examples are given below.

<Example 1> When assigning register banks to interrupt processing routines.

Register bank 0 = Used for the main program and interrupt processing other than that shown below.

Register bank 1 = Used for processing INTO.

Register bank 2 =Used for processing timer 0.

Register bank 3 =Used for processing timer 1.


For example, if a timer 1 interrupt occurs during main program execution, processing jumps to a subroutine as follows. PUSH/POP processing for the register is unnecessary.

LDF 3; Sets register bank to 3.

:

RETI ; Returns to previous status including <RFP>.

<Example 2> When assigning register banks to their appropriate interrupt level nesting.



Note 1: In the above example, when interrupt nesting exceeds the number of register banks (4), the <RFP> becomes 000 and the contents of register bank 0 are destroyed.

Note 2: The INCF instruction is used to execute $\langle RFP \rangle \leftarrow \langle RFP \rangle + 1$.

3.4 Accessing General-purpose Registers

The register access code is formatted in a varied code length on byte basis. The current bank registers can be accessed by the shortest code length. All general-purpose registers can be accessed by an instruction code which is 1 byte longer. General-purpose registers are as follows.

1. General-purpose registers in current bank

QW	(Q WA)	QA	<x wa=""></x>	W	(W A)	Α	
QB	(Q BC)	QC	<x bc="" =""></x>	В	(B C)	С	
QD	(Q DE)	QE	<x de=""></x>	D	(D E)	Е	
QH	(Q HL)	QL	<x< td=""><td>Н</td><td>(H L)</td><td>L</td><td></td></x<>	Н	(H L)	L	

() : Word register name (16 bits)

<> : Long word register name (32 bits)

2. General-purpose registers in previous bank

QW'	(Q WA')	QA'	<x wa'=""></x>	W'	(W A')	A'	
QB'	(Q BC')	QC'	<x bc'=""></x>	B'	(B C')	C,	
QD'	(Q DE')	QE'	<x de'="" =""></x>	D'	(D	E'	
QH'	(Q HL')	QL'	<x hl'="" =""></x>	H'	(H	Ľ'	

3. 32-bit general-purpose registers

QIXH	(Q IX)	QIXL	<x ix="" =""></x>	IXH	(1 X)	IXL	
QIYH	(Q IY)	QIYL	<x y=""></x>	IYH	(I Y)	IYL	
QIZH	(Q IZ)	QIZL	<x z=""></x>	IZH	(I Z)	IZL	
QSPH	(Q ¦SP)	QSPL	<x sp="" =""></x>	SPH	(S¦P)	SPL	

CPU900L1-12

4. Absolute bank registers

QW0	(QWA	0)	QA0	<xwa< td=""><td>0></td><td>RW0</td><td>(RWA</td><td>0)</td><td>RA0</td><td>٦</td></xwa<>	0>	RW0	(RWA	0)	RA0	٦
QB0	(QBC	0)	QC0	<xbc< td=""><td>0></td><td>RB0</td><td>(RBC</td><td>0)</td><td>RC0</td><td></td></xbc<>	0>	RB0	(RBC	0)	RC0	
QD0	(QDE	0)	QE0	<xde< td=""><td>0></td><td>RD0</td><td>(RDE</td><td>0)</td><td>RE0</td><td>Bank0</td></xde<>	0>	RD0	(RDE	0)	RE0	Bank0
QH0	(QHL	0)	QL0	<xhl< td=""><td>0></td><td>RH0</td><td>(RHL</td><td>0)</td><td>RL0</td><td>J</td></xhl<>	0>	RH0	(RHL	0)	RL0	J
QW1	(QWA	1)	QA1	<xwa< td=""><td>1></td><td>RW1</td><td>(RWA</td><td>1)</td><td>RA1</td><td>٦</td></xwa<>	1>	RW1	(RWA	1)	RA1	٦
QB1	(QBC	1)	QC1	<xbc< td=""><td>1></td><td>RB1</td><td>(RBC</td><td>1)</td><td>RC1</td><td></td></xbc<>	1>	RB1	(RBC	1)	RC1	
QD1	(QDE	1)	QE1	<xde< td=""><td>1></td><td>RD1</td><td>(RDE</td><td>1)</td><td>RE1</td><td>Bank1</td></xde<>	1>	RD1	(RDE	1)	RE1	Bank1
QH1	(QHL	1)	QL1	<xhl< td=""><td>1></td><td>RH1</td><td>(RHL</td><td>1)</td><td>RL1</td><td>J</td></xhl<>	1>	RH1	(RHL	1)	RL1	J
QW2	(QWA	2)	QA2	<xwa< td=""><td>2></td><td>RW2</td><td>(RWA</td><td>2)</td><td>RA2</td><td>٦</td></xwa<>	2>	RW2	(RWA	2)	RA2	٦
QB2	(QBC	2)	QC2	<xbc< td=""><td>2></td><td>RB2</td><td>(RBC</td><td>2)</td><td>RC2</td><td>D =1-0</td></xbc<>	2>	RB2	(RBC	2)	RC2	D =1-0
QD2	(QDE	2)	QE2	<xde< td=""><td>2></td><td>RD2</td><td>(RDE</td><td>2)</td><td>RE2</td><td>Bank2</td></xde<>	2>	RD2	(RDE	2)	RE2	Bank2
QH2	(QHL	2)	QL2	<xhl< td=""><td>2></td><td>RH2</td><td>(RHL</td><td>2)</td><td>RL2</td><td>J</td></xhl<>	2>	RH2	(RHL	2)	RL2	J
QW3	(QWA	3)	QA3	<xwa< td=""><td>3></td><td>RW3</td><td>(RWA</td><td>3)</td><td>RA3</td><td>٦</td></xwa<>	3>	RW3	(RWA	3)	RA3	٦
QB3	(QBC	3)	QC3	<xbc< td=""><td>3></td><td>RB3</td><td>(RBC</td><td>3)</td><td>RC3</td><td>Damks</td></xbc<>	3>	RB3	(RBC	3)	RC3	Damks
QD3	(QDE	3)	QE3	<xde< td=""><td>3></td><td>RD3</td><td>(RDE</td><td>3)</td><td>RE3</td><td>Bank3</td></xde<>	3>	RD3	(RDE	3)	RE3	Bank3
QH3	(QHL	3)	QL3	<xhl< td=""><td>3></td><td>RH3</td><td>(RHL</td><td>3)</td><td>RL3</td><td></td></xhl<>	3>	RH3	(RHL	3)	RL3	

() : Word register name (16 bits)

<> : Long word register name (32 bits)

4. Addressing Modes

The TLCS-900/L1 series has nine addressing modes. These are combined with most instructions to improve CPU processing capabilities.

TLCS-900/L1 series addressing modes are listed below. They cover the entire TLCS-90 addressing modes.

No.	Addressing mode	Description
1.	Register	reg8
		reg16
		reg32
2.	Immediate	n8
		n16
		n32
3.	Register indirect	(reg)
4.	Register indirect	(-reg)
	pre-decrement	
5.	Register indirect	(reg+)
	post-increment	
6.	Index	(reg + d8)
		(reg + d16)
7.	Register index	(reg + reg8)
		(reg + reg16)
8.	Absolute	(n8)
	(Direct addressing mode)	(n16)
		(n24)
9.	Relative	(PC + d8)
		(PC + d16)

reg 8: All 8-bit registers such as W, A, B, C, D, E, H, L, etc.

reg 16: All 16-bit registers such as WA, BC, DE, HL, IX, IY, IZ, SP, etc.

reg 32: All 32-bit registers such as XWA, WBC, XDE, XHL, XIX, XIY, XIZ, XSP, etc.

reg: All 32-bit registers such as XWA, WBC, XDE, XHL, XIX, XIY, XIZ, XSP, etc.

d8: 8-bit displacement (-80H to + 7FH)

d16: 16-bit displacement (-8000H to + 7FFFH)

n8: 8-bit constant (00H to FFH)

n16: 16-bit constant (0000H to FFFFH)

n32: 32-bit constant (00000000H to FFFFFFFFH)


Note 1: Relative addressing mode can only be used with the following instructions:

LDAR, JR, JRL, DJNZ, and CALR

(1) Register Addressing Mode

In this mode, the operand is the specified register.

Example: LD HL, IX




The IX register contents, 1234H, are loaded to the HL register.

(2) Immediate Addressing Mode

In this mode, the operand is in the instruction code.

Example: LD HL, 5678H




The immediate data, 5678H, is loaded to the HL register.

(3) Register Indirect Addressing Mode


In this mode, the operand is the memory address specified by the contents of the register.

Example 1: LD, HL, (XIX)



Memory data, 2233H, at address 345678H is loaded to the HL register.

Example 2: LD HL, (XBC)




If a bank register (XWA, XBC, XDE, or XHL) is used for addressing, the values of bits 0 to 23 are output to the address bus.

(4) Register Indirect Pre-decrement Addressing Mode

In this mode, the contents of the register is decremented by the pre-decrement values. In this case, the operand is the memory address specified by the decremented register.

Example 1: LD HL, (-XIX)




The pre-decrement values are as follows:

When the size of the operand is one byte (8 bits): -1

When the size of the operand is one word (16 bits): -2

When the size of the operand is one long word (32 bits): -4


Example 2: LD XIX, (-XBC)




(5) Register Indirect Post-increment Addressing Mode

In this mode, the operand is the memory address specified by the contents of the register. After the operation, the contents of the register are incremented by the size of the operand.

Example 1: LD HL, (XIX+)




Example 2: LD A, (XBC+)




(6) Index Addressing Mode

In this mode, the operand is the memory address obtained by adding the contents of the specified register to the 8- or 16-bit displacement value in the instruction code.

Example 1: LD HL, (XIX + 13H)



Example 2: LD HL, (XBC - 1000H)




The displacement values range from -8000 H to +7 FFFH.


(7) Register Index Addressing Mode

In this mode, the operand is the memory address obtained by adding the contents of the register specified as the base to the register specified as the 8- or 16-bit displacement.

Example 1: LD HL, (XIX + A)



Example 2: LD HL, (XBC + DE)




(8) Absolute Addressing Mode


In this mode, the operand is the memory address specified by 1 to 3 bytes in the instruction code. Addresses 000000H to 0000FFH can be specified by 1 byte. Addresses 000000H to 00FFFFH can be specified by 2 bytes. Addresses 000000H to FFFFFFH can be specified by 3 bytes.

In this mode, addressing to 256-byte area (0H to FFH) which can be specified by 1 byte is called the direct addressing mode. In the direct addressing mode, a program memory area and execution time can be cut down.


Example 1: LD HL, (80H)



Example 2: LD HL, (1234H)



Example 3: LD HL, (56789AH)



(9) Relative Addressing Mode

In this mode, the operand is the memory address obtained by adding the 8- or 16-bit displacement value to the address where the instruction code being executed is located.


In this mode, only the following five instructions can be used.

LDAR R, \$ + 4 + d16 JR cc, \$ + 2 + d8 JRL cc, \$ + 3 + d16 CALR \$ + 3 + d16

DJNZ r, +3 + d8 (\$: start address of instruction code)

In calculating the displacement object code value, the adjustment value (+2 to +4) depends on the instruction type.

Example 1: JR 2034H



In the above example, the displacement object code value is:

2034H - (2000H + 2) = 32H.

TOSHIBA

5. Instructions

In addition to its various addressing modes, the TLCS-900/L1 series also has a powerful instruction set. The basic instructions are classified into the following nine groups:

- Load instructions (8/16/32 bits)
- Exchange instructions (8/16 bits)
- Block transfer & Block search instructions (8/16 bits)
- Arithmetic operation instructions (8/16/32 bits)
- Logical operation instructions (8/16/32 bits)
- Bit operation instructions (1 bit)
- Special operations, CPU control instructions
- Rotate and Shift instructions (8/16/32 bits)
- Jump, Call, and Return instructions

Table 5.1 lists the basic instructions of the TLCS-900/L1 series. For details of instructions, see Appendix A; for the instruction list, Appendix B; for the instruction code map, Appendix C; and for the differences between the TLCS-90 and TLCS-900/L1 series, Appendix D.

Table 5.1 TLCS-900/L1 Series basic instructions

LD PUSH POP LDA LDAR EX MIRR	dst, src src dst dst, src dst, PC + dd dst1, dst2 dst	Load dst \leftarrow src Push src data to stack. SP \leftarrow SP – size: (SP) \leftarrow src Pop data from stack to dst. dst \leftarrow (SP): SP \leftarrow SP + size Load address: set src effective address in dst. Load address relative: set program counter relative address value in dst. dst \leftarrow PC + dd Exchange dst1 and dst2 data. Mirror-invert dst bit pattern.					
LDI LDIR LDD LDDR CPI CPIR CPD		Load increment Load increment repeat Load decrement Load decrement repeat Compare increment Compare increment re Compare decrement Compare decrement re	ıt peat				
ADD	dst, src	Add	$dst \leftarrow dst + src$;			
ADC	dst, src	Add with carry	$dst \leftarrow dst + src$	+ CY			
SUB	dst, src	Subtract	$dst \leftarrow dst - src$;			
SBC	dst, src	Subtract with carry	$dst \leftarrow dst - src$	C – CY			
CP	dst, src	Compare	dst – src				
AND	dst, src	And	$dst \leftarrow dst$	AND src			
OR	dst, src	Or	$dst \leftarrow dst$	OR src			
XOR	dst, src	Exclusive-or	$\text{dst} \leftarrow \text{dst}$	XOR src			
INC	imm, dst	Increment	$dst \leftarrow dst + imr$	m			
DEC	imm, dst	Decrement	$dst \leftarrow dst - imr$	m			
MUL	dst, src	Multiply unsigned	$dst \leftarrow dst (low)$	×src			
MULS	dst, src	Multiply signed	$dst \leftarrow dst (low)$	×src			
DIV	dst, src	Divide unsigned					
DIVS	dst, src	$dst (low) \leftarrow dst \div src$ $dst (high) \leftarrow remainder$ $V flag set due to division Divide signed dst (low) \leftarrow dst \div srcdst (high) \leftarrow remainderV flag set due to division$	on by 0 or overflorr: sign is same a	s that of dividend.			

	I							
MULA	dst	Multiply and add	$\underline{dst} \leftarrow \underline{dst} + (\underline{XDE}) \times (\underline{XHL}_{-})$ 32 bit 32 bit 16 bit 16 bit					
MINC1	num, dst	Modulo increment 1						
MINC2	num, dst	Modulo increment 2						
MINC4	num, dst	Modulo increment 4						
	num, dst	Modulo decrement 1						
	num, dst	Modulo decrement 2						
MDEC4	num, dst	Modulo decrement 4						
NEO	det	Nameta det o det	(T +)					
NEG	dst	· ·	(Twos complement)					
CPL	dst	•	(Ones complement)					
EXTZ	dst	Extend zero: set upper data of						
EXTS	dst	.,	of the lower data of dst to upper data.					
DAA	dst	Decimal adjustment accumulat						
PAA	dst	Pointer adjustment accumulate						
		when dst is odd, increment dst						
		if dst (0) = 1 then dst \leftarrow	- dst + 1.					
LDCF	bit, src	Load carry flag: copy src <bit></bit>	value to C flag.					
STCF	bit, dst	Store carry flag: copy C flag value to dst <bit>.</bit>						
ANDCF	bit, src	And carry flag:						
		and src <bit> value and C flag,</bit>	then load the result to C flag.					
ORCF	bit, src	Or carry flag: or src <bit> and C</bit>	flag, then load result to C flag.					
XORCF	bit, src	Exclusive-or carry flag:						
		exclusive-or src bit> value and	d C flag, then load result to C flag.					
RCF		Reset carry flag: reset C flag to	0.					
SCF		Set carry flag: set C flag to 1.						
CCF		Complement carry flag: invert (C flag value					
ZCF		Zero flag to carry flag: copy inv	· ·					
_0.		zoro mag to carry mag. copy mi	ontou value of 2 mag to 0 mag.					
BIT	bit, src	Bit test: Z flag \leftarrow not src <bit></bit>						
RES	bit, dst	Bit reset						
SET	bit, dst	Bit set						
CHG	bit, dst	Bit change dst <bit> ← not</bit>	: dst <bit></bit>					
TSET	bit, dst	Bit test and set:						
	,	Z flag ← not dst <bit></bit>						
		dst <bit> ← 1</bit>						
	1							

BS1F A, dst Bit search 1 forward: search dst for the first bit set to 1 starting from the LSB, then set the bit number in the A register. BS1B A,dst Bit search 1 backward: search dst for the first bit set to 1 starting fom the MSB, then set the bit number in the A register. NOP No operation ΕI imm Enable interrupt. $\mathsf{IFF} \leftarrow \mathsf{imm}$ DΙ Disable maskable interrupt. IFF \leftarrow 7 SR PUSH Push status registers. POP SR Pop status registers. SWI imm Software interrupt PUSH PC&SR: JP $8000H + 10H \times imm$ **HALT** Halt CPU. LDC CTRL-REG, reg Load control: copy the register contents to control register of CPU. reg, CTRL-REG LDC Load control: copy the control register contents to register. LDX dst, src $Load\ extract. \quad dst \leftarrow src$ LINK reg, dd Link: generate stack frame. PUSH reg reg, XSP LD ADD XSP, dd UNLK reg Unlink: delete stack frame. LD XSP, reg POP reg LDF Load register file pointer: imm specify register bank. $\mathsf{RFP} \leftarrow \mathsf{imm}$ **INCF** Increment register file pointer: move to new register bank. $\mathsf{RFP} \leftarrow \mathsf{RFP} + 1$ **DECF** Decrement register file pointer: return to previous register bank. $RFP \leftarrow RFP - 1$ SCC Set dst with condition codes. cc, dst if cc then $dst \leftarrow 1$ else $dst \leftarrow 0$.




Table 5.2 Instruction list

			Ial	JIE 3.2 III	struction list			
BWL	LD	reg, reg	BWL	INC	imm3, reg		NOP	
BWL	LD	reg, imm		DEC	imm3, mem.B/W			
BWL	LD	reg, mem						
BWL	LD	mem, reg					EI	[imm3]
BW-	LD	mem, imm					DI	
BW-	LD	(nn), mem	BW-	MUL	reg, reg	-W-	*PUSH	SR
BW-	LD	mem, (nn)		*MULS	reg, imm	-W-	*POP	SR
		, ,		DIV	reg, mem		SWI	[imm3]
				*DIVS	3,		HALT	
BWL	PUSH	reg/F				BWL	*LDC	CTRL - R, reg
BW-	PUSH	imm	-W-	*MULA	reg	BWL	*LDC	reg, CTRL – R
BW-	PUSH	mem			- 3	B	*LDX	(n), n
			-W-	*MINC1	imm, reg			(-),
BWL	POP	reg/F	-W-	*MINC2	imm, reg	L	*LINK	reg, dd
BW-	POP	mem	-W-	*MINC4	imm, reg	L	*UNLK	reg
1			-W-	*MDEC1	imm, reg		*LDF	imm3
			-W-	*MDEC2	imm, reg		*INCF	
-WL	LDA	reg, mem	-W-	*MDEC4	imm, reg		*DECF	
-WL	LDAR	reg, PC+dd	- • • -	IVIDEO4	min, reg	BW-	*SCC	cc, reg
-vvL	LDAN	reg, ro-uu	BW-	NEG	rog	DVV-	300	cc, reg
			BW-	CPL	reg	BWL	RLC	imm, reg
			-WL	*EXTZ	reg	DVVL	RRC	
B	EX	F, F'	-WL	*EXTS	reg		RL	A, reg
B					reg			mem. B/W
BW-	EX	reg, reg	B	DAA	reg		RR SLA	
BW-	EX	mem, reg	-WL	*PAA	reg			
							SRA	
-W-	*MIDD		D\A/	*! DCE			SLL	
-vv-	*MIRR	reg	BW-	*LDCF	imm, reg		SRL	
				*STCF	A, reg	_	DI D	[A]
				*ANDCF	imm, mem.B	B	RLD	[A,] mem
D)A/				*ORCF	A, mem.B	B	RRD	[A,] mem
BW-	LDI			*XORCF				
BW-	LDIR			DOE			ır	[1D0 !
BW-	LDD			RCF			JR	[cc,] PC + d
BW-	LDDR			SCF			JRL	[cc,] PC + dd
				CCF			JP	[cc,] mem
D) **	05:			*ZCF			CALR	
BW-	CPI		D14:	5.5			CALL	[cc,] mem
BW-	CPIR		BW-	BIT	imm, reg	D		
BW-	CPD			RES	imm, mem.B	BW-	DJNZ	[reg], PC + d
BW-	CPDR			SET				
				*CHG			RET	[cc]
D\4#	455			TSET			*RETD	dd
BWL	ADD	reg, reg	147	*0045	A		RETI	
	ADC	reg, imm	-W-	*BS1F	A, reg			
	SUB	reg, mem		*BS1B				
	SBC	mem, reg						
	CP	mem, imm.B/W						
	AND							
	OR							
	XOR							

B = Byte (8 bit), W = Word (16 bit), L = Long – Word (32 bit).


* : Indicates instruction added to the TLCS-90 series.

[] : Indicates can be omitted.

6. Data Formats


The TLCS-900/L1 series can handle 1/4/8/16/32-bit data.

(1) Register Data Format



Note 1: To access the parts indicated by , the instruction code is one byte longer than when accessing the other parts.

(2) Memory Data Format



Note 2: There are no restrictions on the location of word or long word data in memory. They can be located from even or odd numbered address.

Note 3: When the PUSH instruction is used to save data to the stack area, the stack pointer is decremented, then the data is saved.

Example: PUSH HL;
$$XSP \leftarrow XSP - 2$$
 $(XSP) \leftarrow L$ $(XSP + 1) \leftarrow H$

This is the same in register indirect pre-decrement mode. The order is reversed in the TLCS-90 series: data is saved first, then the stack pointer is decremented.

Example: PUSH HL;
$$(XSP-1) \leftarrow H$$
 $(XSP-2) \leftarrow L$ $XSP \leftarrow XSP - 2$

(3) Dynamic Bus Sizing

The TLCS-900/L1 series can switch between 8- and 16-bit data buses dynamically during each bus cycle. This is called dynamic bus sizing. The function enables external memory extension using both 8- and 16-bit data bus memories. Products with a built-in chip select/wait controller can control external data bus size for each address area.

Table 6.1 Dynamic Bus Sizing

Operand	Operand start	Data size at	CDLL addraga	CPU data		
data size	address	memory side	CPU address	D15 to D8	D7 to D0	
8 bits	2n + 0	8 bits	2n + 0	xxxxx	b7 to b0	
	(even)	16 bits	2n + 0	xxxxx	b7 to b0	
	2n + 1	8 bits	2n + 1	xxxxx	b7 to b0	
	(odd)	16 bits	2n + 1	b7 to b0	xxxxx	
16 bits	2n + 0	8 bits	2n + 0	xxxxx	b7 to b0	
	(even)		2n + 1	xxxxx	b15 to b8	
		16 bits	2n + 0	b15 to b8	b7 to b0	
	2n + 1	8 bits	2n + 1	xxxxx	b7 to b0	
	(odd)		2n + 2	xxxxx	b15 to b8	
		16 bits	2n + 1	b7 to b0	xxxx	
			2n + 2	xxxxx	b15 to b8	
32 bits	2n + 0	8 bits	2n + 0	xxxxx	b7 to b0	
	(even)		2n + 1	xxxxx	b15 to b8	
			2n + 2	xxxxx	b23 to b16	
			2n + 3	XXXXX	b31 to b24	
		16 bits	2n + 0	b15 to b8	b7 to b0	
			2n + 2	b31 to b24	b23 to b16	
	2n + 1	8 bits	2n + 1	xxxxx	b7 to b0	
	(odd)		2n + 2	xxxxx	b15 to b8	
			2n + 3	xxxxx	b23 to b16	
			2n + 4	XXXXX	b31 to b24	
		16 bits	2n + 1	b7 to b0	xxxxx	
			2n + 2	b23 to b16	b15 to b8	
			2n + 4	XXXX	b31 to b24	

xxxxx: During read, indicates the data input to the bus are ignored. During write, indicates the bus is at high impedance and the write strobe signal is non-active.

(4) Internal Data Bus Format

With the TLCS-900/L1 series, the CPU and the internal memory (built-in ROM or RAM) are connected via a 16-bit internal data bus. The internal memory operates with 0 wait. The CPU and the built-in I/Os are connected using an 8-bit internal data bus. This is because the built-in I/O access speed has little influence on the overall system operation speed.

Overall system operation speed depends largely on the speed of program memory access.


TCS-900/L1 CPU

7. Basic Timings

The TLCS-900/L1 series runs the following basic timings.


- Read cycle
- Write cycle
- Dummy cycle
- Interrupt receive timing
- \bullet Reset

Figure 7.1 to Figure 7.8 show the basic timings.




Note: $\overline{\text{HWR}}$ and $\overline{\text{WR}}$ timing depends on product.

Figure 7.1 0 Wait Read/Write cycle




Note: $\overline{\text{HWR}}$ and $\overline{\text{WR}}$ timing depends on product.

Figure 7.2 1 Wait Read/Write cycle




Note: $\overline{\text{HWR}}$ and $\overline{\text{WR}}$ timing depends on product.

Figure 7.3 1 Wait + n Read/Write cycle (n = 0)



Note: \overline{HWR} and \overline{WR} timing depends on product.

Figure 7.4 1 Wait + n Read/Write cycle (n = 1)



Note: $\overline{\mbox{HWR}}$ and $\overline{\mbox{WR}}$ timing depends on product.

Figure 7.5 2 Wait Read/Write cycle





Figure 7.6 1-state dummy cycle



Note: This timing chart is a theoretical example. In practice, due to the operation of the bus interface unit in the CPU, external bus and internal interrupt receive timings do not correspond one to one. HWR and WR timings depend on product.

Figure 7.7 Interrupt receive timing




Figure 7.8 Reset timings (internal ROM operation: e.g. TMP91CW12)

TOSHIBA TLCS-900/L1 CPU

Appendix A: Details of Instructions

9. Jump, call, and return

JR

JRL

 $_{
m JP}$

RETI

•	Instructio	n List						
1.	Load LD	PUSH	POP	LDA	LDAR			
2.	Exchange EX	MIRR						
3.	Load Incr	ement/De	crement &	Compare I	ncrement/D	ecrement		
٠.	LDI	LDIR	LDD	LDDR	CPI	CPIR	CPD	CPDR
4.	Arithmeti ADD EXTZ MULA	c operation ADC EXTS MINC	SUB DAA MDEC	SBC PAA	CP MUL	INC MULS	DE DIV	NEG DIVS
5.	Logical op AND	erations OR	XOR	CPL				
6.	Bit operat LDCF ZCF	tions STCF BIT	ANDCF RES	ORCF SET	XORCF CHG	RCF TSET	SCF BS1	CCF
7.	Special on	erations a	and CPU c	ontrol				
•••	NOP LDX	EI LINK	DI UNLK	PUSH-SR LDF	POP-SR INCF	SWI DECF	HALT SCC	LDC
8.	Rotate an RLC RLD	d shift RRC RRD	RL	RR	SLA	SRA	SLL	SRL

CALL CALR

DJNZ

RET


RETD


TOSHIBA TLCS-900/L1 CPU

• Explanations of symbols used in this document

```
Destination: destination of data transfer or operation result load.
     dst
     src
              Source: source of data transfer or operation data read.
    num
              Number: numerical value.
condition
              Condition: based on flag status.
      R
              Eight general-purpose registers including 8/16/32-bit current bank registers.
                8-bit registers
                                  : W, A, B, C, D, E, H, L
                                                                                   (only eight registers)
                16-bit registers
                                  : WA, BC, DE, HL, IX, IY, IZ, SP
                                                                                   (only eight registers)
                                    : XWA, XBC, XDE, XHL, XIX, XIY, XIZ, XSP
                32-bit registers
                                                                                   (only eight registers)
              8/16/32-bit general-purpose registers
       r
                                                        (Please refer to Register map
     r16
              16-bit general-purpose registers
                                                      on page CPU900L1-45.)
     r32
              32-bit general-purpose registers
      cr
              All 8/16/32-bit CPU control registers
              DMAS0 to 3, DMAD0 to 3, DMAC0 to 3, DMAM0 to 3,
              INTNEST
      Α
              A register (8 bits)
      F
              Flag registers (8 bits)
      F'
              Inverse flag registers (8 bits)
     SR
              Status registers (16 bits)
     PC
              Program counter (in minimum mode, 16 bits; in maximum mode, 32 bits)
              8/16/32-bit memory data
  (mem)
              Effective address value
   mem
    <W>
              When the operand size is a word, W must be specified.
     [ ]
              Operands enclosed in square brackets can be omitted.
       #
              8/16/32-bit immediate data.
      #3
              3-bit immediate data : 0 to 7 or 1 to 8 ... for abbreviated codes.
      #4
              4-bit immediate data : 0 to 15 or 1 to 16
      d8
              8-bit displacement : -80H to + 7FH
              16-bit displacement : -8000H to + 7FFFH
     d16
              Condition code
      СС
     CY
              Carry flag
       Ζ
              Zero flag
    (#8)
              Direct addressing: (00H) to (0FFH) ... 256-byte area
              64K-byte area addressing: (0000H) to (0FFFFH)
   (#16)
  (-r32)
              Pre-decrement addressing
  (r32+)
              Post-increment addressing
       $
              Start address of instruction
```

• Explanations of symbols in object codes





СС

Condition codes

Code	Symbol	Description	Conditional expression
0000	F	always False	_
1000	(none)	always True	_
0110	Z	Zero	Z = 1
1110	NZ	Not Zero	Z = 0
0111	С	Carry	C = 1
1111	NC	Not Carry	C = 0
1101	PL or P	PLus	S = 0
0101	MI or M	MInus	S = 1
1110	NE	Not Equal	Z = 0
0110	EQ	EQual	Z = 1
0100	OV	OVerflow	P/V = 1
1100	NOV	No OVerflow	P/V = 0
0100	PE	Parity is Even	P/V = 1
1100	PO	Parity is Odd	P/V = 0
1001	GE	Greater than or Equal (signed)	(S xor P/V) = 0
0001	LT	Less Than (signed)	(S xor P/V) = 1
1010	GT	Greater Than (signed)	[Z or (S xor P/V)] = 0
0010	LE	Less than or Equal (signed)	[Z or (S xor P/V)] = 1
1111	UGE	Unsigned Greater than or Equal	C = 0
0111	ULT	Unsigned Less Than	C = 1
1011	UGT	Unsigned Greater Than	(C or Z) = 0
0011	ULE	Unsigned Less than or Equal	(C or Z) = 1

TCS-900/L1 CPU

• Register map "r" (MAX mode)


	+3		+2			+1		+0	
00H	QW0	(QWA 0)	QA0	<xwa< td=""><td>0></td><td>RW0</td><td>(RWA 0)</td><td>RA0</td><td>╗┑</td></xwa<>	0>	RW0	(RWA 0)	RA0	╗┑
04H	QB0	(QBC 0)	QC0	<xbc< td=""><td>0></td><td>RB0</td><td>(RBC 0)</td><td>RC0</td><td></td></xbc<>	0>	RB0	(RBC 0)	RC0	
08H	QD0	(QDE 0)	QE0	<xde< td=""><td>0></td><td>RD0</td><td>(RDE 0)</td><td>RE0</td><td>Bank 0</td></xde<>	0>	RD0	(RDE 0)	RE0	Bank 0
0CH	QH0	(QHL 0)	QL0	<xhl< td=""><td>0></td><td>RH0</td><td>(RHL 0)</td><td>RL0</td><td></td></xhl<>	0>	RH0	(RHL 0)	RL0	
10H	QW1	(QWA 1)	QA1	<xwa< td=""><td>1></td><td>RW1</td><td>(RWA 1)</td><td>RA1</td><td>」¬</td></xwa<>	1>	RW1	(RWA 1)	RA1	」 ¬
14H	QB1	(QBC 1)	QC1	<xbc< td=""><td>1></td><td>RB1</td><td>(RBC 1)</td><td>RC1</td><td></td></xbc<>	1>	RB1	(RBC 1)	RC1	
18H	QD1	(QDE 1)	QE1	<xde< td=""><td>1></td><td>RD1</td><td>(RDE 1)</td><td>RE1</td><td>Bank 1</td></xde<>	1>	RD1	(RDE 1)	RE1	Bank 1
1CH	QH1	(QHL 1)	QL1	<xhl< td=""><td>1></td><td>RH1</td><td>(RHL 1)</td><td>RL1</td><td></td></xhl<>	1>	RH1	(RHL 1)	RL1	
20H	QW2	(QWA 2)	QA2	<xwa< td=""><td>2></td><td>RW2</td><td>(RWA 2)</td><td>RA2</td><td></td></xwa<>	2>	RW2	(RWA 2)	RA2	
24H	QB2	(QBC 2)	QC2	<xbc< td=""><td>2></td><td>RB2</td><td>(RBC 2)</td><td>RC2</td><td>_</td></xbc<>	2>	RB2	(RBC 2)	RC2	_
28H	QD2	(QDE 2)	QE2	<xde< td=""><td>2></td><td>RD2</td><td>(RDE 2)</td><td>RE2</td><td>Bank 2</td></xde<>	2>	RD2	(RDE 2)	RE2	Bank 2
2CH	QH2	(QHL 2)	QL2	<xhl< td=""><td>2></td><td>RH2</td><td>(RHL 2)</td><td>RL2</td><td></td></xhl<>	2>	RH2	(RHL 2)	RL2	
30H	QW3	(QWA 3)	QA3	<xwa< td=""><td>3></td><td>RW3</td><td>(RWA 3)</td><td>RA3</td><td></td></xwa<>	3>	RW3	(RWA 3)	RA3	
34H	QB3	(QBC 3)	QC3	<xbc< td=""><td>3></td><td>RB3</td><td>(RBC 3)</td><td>RC3</td><td>Bank 3</td></xbc<>	3>	RB3	(RBC 3)	RC3	Bank 3
38H	QD3	(QDE 3)	QE3	<xde< td=""><td>3></td><td>RD3</td><td>(RDE 3)</td><td>RE3</td><td>Balik 3</td></xde<>	3>	RD3	(RDE 3)	RE3	Balik 3
3CH	QH3	(QHL 3)	QL3	<xhl< td=""><td>3></td><td>RH3</td><td>(RHL 3)</td><td>RL3</td><td></td></xhl<>	3>	RH3	(RHL 3)	RL3	
D0H	QW'	(Q WA')	QA'	<x< td=""><td>WA'></td><td>W'</td><td>(W A')</td><td>A'</td><td></td></x<>	WA'>	W'	(W A')	A'	
D4H	QB'	(Q BC')	QC'	<x< td=""><td>BC'></td><td>B'</td><td>(B C')</td><td>C'</td><td>Previous bank</td></x<>	BC'>	B'	(B C')	C'	Previous bank
D8H	QD'	(Q DE')	QE'	<x< td=""><td>DE'></td><td>D'</td><td>(D : E')</td><td>E'</td><td></td></x<>	DE'>	D'	(D : E')	E'	
DCH	QH'	(Q HL')	QL'	<x< td=""><td>HL'></td><td>H'</td><td>(H L')</td><td>L'</td><td></td></x<>	HL'>	H'	(H L')	L'	
E0H	QW	(Q WA)	QA	<x< td=""><td>WA ></td><td>W</td><td>(W A)</td><td>Α</td><td>\Box</td></x<>	WA >	W	(W A)	Α	\Box
E4H	QB	(Q BC)	QC	<x< td=""><td>BC ></td><td>В</td><td>(B C)</td><td>С</td><td>Current bank</td></x<>	BC >	В	(B C)	С	Current bank
E8H	QD	(Q DE)	QE	<x< td=""><td>DE ></td><td>D</td><td>(D E)</td><td>E</td><td>- Current bank</td></x<>	DE >	D	(D E)	E	- Current bank
ECH	QH	(Q HL)	QL	<x< td=""><td>HL ></td><td>Н</td><td>(H L)</td><td>L</td><td></td></x<>	HL >	Н	(H L)	L	
•									
									_
F0H	QIXH	(Q IX)	QIXL	<x< td=""><td>IX></td><td>IXH</td><td>(I X)</td><td>IXL</td><td></td></x<>	IX>	IXH	(I X)	IXL	
F4H	QIYH	(Q IY)	QIYL	<x< td=""><td>IY></td><td>IYH</td><td>(I Y)</td><td>IYL</td><td></td></x<>	IY>	IYH	(I Y)	IYL	
F8H	QIZH	(Q IZ)	QIZL	<x< td=""><td>IZ></td><td>IZH</td><td>(I Z)</td><td>IZL</td><td></td></x<>	IZ>	IZH	(I Z)	IZL	
FCH	QSPH	(Q SP)	QSPL	<x< td=""><td>SP></td><td>SPH</td><td>(S P)</td><td>SPL</td><td></td></x<>	SP>	SPH	(S P)	SPL	

(): Word register name (16 bits)

< >: Long word register name (32 bits)

TOSHIBA TLCS-900/L1 CPU

• Control register map cr



< >: Long word register name (32 bits)

ADC dst, src <Add with Carry>

 $dst \leftarrow dst + src + CY$ Operation:

Description: Adds the contents of dst, src, and carry flag, and transfers the result to dst.

Details:

	Size		Mnemonic		Code
Byte	Word	Long word			
0	0	0	ADC	R, r	1
0	0	0	ADC	r, #	1 1 z z 1 r 1 1 0 0 1 0 0 1 #<7:0> #<15:8> #<23:16> #<31:24>
0	0	0	ADC	R, (mem)	1 m z z m m m m m 1 0 0 1 0 R
0	0	0	ADC	(mem), R	1 m z z m m m m m
0	0	×	ADC <w></w>	(mem), #	1 m 0 z m m m m m 0 0 1 1 1 1 1 0 0 1 #<7:0>

TCS-900/L1 CPU

Flags:

S = MSB value of the result is set.

Z = 1 is set if the result is 0, otherwise 0.

H = 1 is set if a carry from bit 3 to bit 4 occurs as a result of the operation; otherwise, 0. If the operand is 32-bit, an undefined value is set.


V = 1 is set if an overflow occurs as a result of the operation; otherwise, 0.

N = Cleared to zero.

C = 1 is set if a carry occurs from the MSB, otherwise 0.

Execution example: ADC HL,IX

When the HL register = 2000H, the IX register = 3456H, and the carry flag = 1, execution sets the HL register to 5457H.



$\underset{<\mathsf{Add}>}{\mathsf{ADD}} \underset{\mathsf{dst},}{\mathsf{dst}}, \ \mathsf{src}$

Operation: $dst \leftarrow dst + src$

Description: Adds the contents of dst to those of src and transfers the result to dst.

Details:

	Size		Mnemonic					Co	de			
Byte	Word	Long word										
0	0	0	ADD	R, r	1	1 0	z 0	z 0	1 0		r R	
0	0	0	ADD	r, #	1	1	z	Z	1		r	
					1	1	0		1 <7:0> :15:8		0	0
									23:16			
									31:24			
0	0	0	ADD	R, (mem)	1	m	z	Z	m	m	m	m
					1	0	0	0	0		R	
0	0	0	ADD	(mem), R	1	m	Z	Z	m	m	m	m
					1	0	0	0	1		R	
					Ι.			1				1
0	0	×	ADD <w></w>	(mem), #	1	m	0	Z	m	m	m	m
					0	0	1	1 #.	1 <7:0>	0	0	0
									<15:8			
								π-	. 10.0			

TOSHIBA TLCS-900/L1 CPU

Flags:

S = MSB value of the result is set.

Z = 1 is set if the result is 0, otherwise 0.

H = 1 is set if a carry from bit 3 to bit 4 occurs as a result of the operation, otherwise 0. If the operand is 32-bit, an undefined value is set.


V = 1 is set if an overflow occurs as a result of the operation, otherwise 0.

N = Cleared to zero.

C = 1 is set if a carry occurs from the MSB, otherwise 0.

Execution example: ADD HL,IX

When the HL register = 2000H and the IX register = 3456H, execution sets the HL register to 5456H.



$\underset{<\text{And}>}{\text{AND}} \underset{<\text{And}>}{\text{dst}}, \ \text{src}$

Operation: $dst \leftarrow dst AND src$

Description: Ands the contents of dst and src, then transfers the result to dst.

(Truth table)

Α	В	A and B
0	0	0
0	1	0
1	0	0
1	1	1

Details:

	Size		Mnemonic		Code	
Byte	Word	Long word				
0	0	0	AND	R, r	1 1 z z 1 r	
					1 1 0 0 0 R	
0	0	0	AND	r, #	1 1 z z 1 r	
					1 1 0 0 1 1 0 0	0
					#<7:0>	
					#<15:8>	
					#<23:16>	
					#<31:24>	
0	0	0	AND	R, (mem)	1 m z z m m m r	
O	O	O	AND	K, (mem)	· · · · = = · · · · · · · · · · ·	m
					1 1 0 0 0 R	
	0	0	AND	() D	4	
0	O	0	AND	(mem), R		m
					1 1 0 0 1 R	
			A N ID 214/2	() #	4 0	
0	0	×	AND <w></w>	(mem), #		m
						0
					#<7:0>	
					#<15:8>	

TOSHIBA TLCS-900/L1 CPU

Flags:

S = MSB value of the result is set.

Z = 1 is set if the result is 0, otherwise 0.

H = 1 is set

V=1 is set if a parity of the result is even, 0 if odd. If the operand is 32 bits, an undefined value is set.

N =Cleared to zero.

C = Cleared to zero.

Execution example: AND HL,IX

When the HL register = 7350H and the IX register = 3456H, execution sets

the HL register to 3050H.

0111 0011 0101 0000 ← HL register (before execution)

AND) 0011 0100 0101 0110 ← IX register (before execution)

0011 0000 0101 0000 \leftarrow HL register (after execution)

ANDCF num, src

<And Carry Flag>

Operation: $CY \leftarrow CY \text{ AND src<num>}$

Description: Ands the contents of the carry flag and bit num of src, and transfers the result to

the carry flag.

Details:

		Size		Mnemonic					Co	de			
_	Byte	Word	Long word										
	0	0	×	ANDCF	#4, r	1	1	0	z	1		r	
						0	0	1	0	0	0	0	0
						0	0	0	0		#	4	
	0	0	×	ANDCF	A, r	1	1	0	Z	1		r	
						0	0	1	0	1	0	0	0
	0	×	×	ANDCF	#3, (mem)	1	m	1	1	m	m	m	m
						1	0	0	0	0		#3	
	0	×	×	ANDCF	A, (mem)	1	m	1	1	m	m	m	m
						0	0	1	0	1	0	0	0

Notes:

When bit num is specified by the A register, the value of the lower 4 bits of the A register is used as bit num. When the operand is a byte and the value of the lower 4 bits of bit num is from 8 to 15, the result is undefined.

Flags:

\mathbf{S}	\mathbf{Z}	Η	V	N	\mathbf{C}
_	-	_	ı	_	*

S = No change

Z = No change

H = No change


V = No change

N = No change

C = The value obtained by anding the contents of the carry flag and the bit num of src is set.

Execution example: ANDCF 6,(100H)

When the contents of memory address 100 = 01000000B (binary) and the carry flag = 1, execution sets the carry flag to 1.



BIT num, src

 sit test>

Operation: $Z \text{ flag} \leftarrow \text{inverted value of src<num>}$

Description: Transfers the inverted value of the bit num of src to the Z flag.

Details:

	Size		Mnemonic					Co	de			
Byte	Word	Long word										
0	0	×	BIT	#4, r	1	1	0	z	1		r	
					0	0	1	1	0	0	1	1
					0	0	0	0		#	4	
0	×	×	BIT	#3, (mem)	1	m	1	1	m	m	m	m
					1	1	0	0	1		#3	

Flags:

S = An undefined value is set.

Z = The inverted value of src < num > is set.

H = 1 is set.

V = An undefined value is set.

N = Reset to 0.C = No change

Execution example: BIT 5, (100H)

When the contents of memory address 100 = 00100000B (binary), execution sets the Z flag to 0.

7 6 5 4 3 2 1 0
0 0 1 0 0 0 0 0 0 Address 100
Inverted
0 Z flag

BS1B dst, src

<Bit Search 1 Backward>

Operation: $dst \leftarrow src backward searched value$

Description: Searches the src bit pattern backward (from MSB to LSB) for the first bit set to 1

and transfers the bit number to dst.

Details:

		Size		Mnemonic		Code
_	Byte	Word	Long word			
_	×	0	×	BS1B	A, r	1

Note:

dst in the operand must be the A register; src must be the register in words. If no bit set to 1 is found in the searched bit pattern, sets the A register to an undefined value and the V flag to 1.

Flags:

\mathbf{S}	\mathbf{Z}	Η	V	N	\mathbf{C}
_	_	_	*	_	_

S = No change

Z = No change

H = No change


V = 1 is set if the contents of src are all 0s (no bit is set to 1), otherwise 0.

N = No change

C = No change

Execution example: BS1B A,IX

When the IX register = 1200H, execution sets the A register to 0CH.



BS1F dst, src

<Bit Search 1 Forward>

Operation: $dst \leftarrow src$ forward searched result

Description: Searches the src bit pattern forward (from LSB to MSB) for the first bit set to 1 and

transfers the bit number to dst.

Details:

		Size		Mnemonic		Code
	Byte	Word	Long word			
_	×	0	×	BS1F	A, r	1

Note:

dst in the operand must be the A register; src must be a register in words. If no bit set to 1 is found in the searched bit pattern, sets the A register to an undefined value and the V flag to 1.

Flags:

S = No change

Z = No change

H = No change


V = 1 is set if the contents of src are all 0s (no bit is set to 1), otherwise 0.

N = No change

C = No change

Execution example: BS1FA,IX

When the IX register = 1200H, execution sets the A register to 09H.



CALL condition, dst

<Call subroutine>

Operation: If cc is true, then $XSP \leftarrow XSP - 4$, $(XSP) \leftarrow 32$ -bit PC, $PC \leftarrow dst$.

Description: If the operand condition is true, saves the contents of the program counter to the

stack area and jumps to the program address specified by dst.

Details:

Mnemonic	Code
CALL #16	0,0,0,1,1,1,0,0
	#<7:0> #<15:8>
CALL #24	0,0,0,1,1,1,0,1
	#<7:0> #<15:8>
	#<23:16>
CALL [cc,] mem	1 m 1 1 m m m m m
	111110 10101

Flags:

\mathbf{s}	Z	Н	V	N	C
_	_	_	_	_	_

S = No change

Z = No change

H = No change

V = No change

N = No change

C = No change

Execution example: CALL 9000H

When the stack pointer XSP is 100H, executing this instruction at memory address 8000H writes the return address 8003H (long word data) to memory address 0FCH, sets the stack pointer XSP to 0FCH, and jumps to

address 9000H.

CALR dst

<Call Relative>

Operation: $XSP \leftarrow XSP - 4$, $(XSP) \leftarrow 32$ -bit $PC,PC \leftarrow dst$.

Description: Saves the contents of the program counter to the stack area and makes a relative

jump to the program address specified by dst.

Details:

Mnemonic Code

CALR \$ + 3 + d16

0	0	ı	0	ı	1	1	1	1	1	ı	1	ı	0
d<7:0>													
	d<15:8>												

Flags:

S	\mathbf{Z}	Η	V	N	C
_	١	_	١		_

S = No change

Z = No change

H = No change

V = No change

N = No change

C = No change

CCF

<Complement Carry Flag>

Operation: $CY \leftarrow inverted value of CY$

Description: Inverts the contents of the carry flag.

Details:

Mnemonic Code

CCF 0 0 0 1 1 1 0 1 0 1 1 1 0

Flags:

S Z H V N C
- - × - 0 *

S = No changeZ = No change


H = An undefined value is set.

V = No changeN = Reset to 0.

C = Inverted value of itself is set.

Execution example: When the carry flag = 0, executing CCF sets the carry flag to 1; executing

 CCF again sets the carry flag to 0.



CHG num, dst Change


Operation: $dst<num> \leftarrow Inverted value of dst<num>$

Description: Inverts the value of bit num of dst.

Details:

		Size		Mnemonic					Co	de			
_	Byte	Word	Long word										
		•		0110	"4				1		l		1
	0	0	×	CHG	#4, r	1	1	0	Z	1		r	
						0	0	1	1	0	0	1	0
						0	0	0	0		#	4	
	0	×	×	CHG	#3, (mem)	1	m	1	1	m	m	m	m
						1	1	0	0	0		#3	

Flags:



S = No change

Z = No change

H = No change


V = No change

N = No change

C = No change

Execution example: CHG 5, (100H)

When the contents of memory address 100 = 00100111B (binary), execution sets the contents to 00000111B (binary).



CP src1, src2 <Compare>

Operation: src1 - src2

Description: Compares the contents of src1 with those of src2 and indicates the results in flag

register F.

Details:

	Size		Mnemonic		Code
Byte	Word	Long word			
0	0	0	СР	R, r	1 1 z z 1 r 1 1 1 1 0 R
0	0	×	СР	r, #3	1 1 0 z 1 r 1 1 0 1 1 #3
0	0	0	СР	r, #	1 1 z z 1 r 1 1 0 0 1 1 1 1
					#<7:0> #<15:8> #<23:16>
					#<31:24>
0	0	0	СР	R, (mem)	1 m z z m m m m 1 1 1 1 0 R
0	0	0	СР	(mem), R	1 m z z m m m m 1 1 1 1 1 R
0	0	×	CP <w></w>	(mem), #	1 m 0 z m m m m 0 0 1 1 1 1 1 1 #<7:0> #<15:8>

Note: #3 in operands indicates from 0 to 7.

TOSHIBA TLCS-900/L1 CPU

Flags:

\mathbf{S}	\mathbf{Z}	Η	V	N	\mathbf{C}
*	*	*	*	1	*

S = MSB value of the result is set.

Z = 1 is set if the result is 0, otherwise 0.

H = 1 is set if a borrow from bit 3 to bit 4 occurs as a result of the operation, otherwise 0. If the operand is 32 bits, an undefined value is set.


V = 1 is set if an overflow occurs as a result of the operation, otherwise 0.

N = 1 is set.

C = 1 is set if a borrow occurs from the MSB bit as a result of the operation, otherwise 0.

Execution example: CP HL,IX

When the HL register = 1234H and the IX register = 1234H, execution sets the Z and N flags to 1 and clears the S, H, V, and C flags to zero.



CPD src1, src2

<Compare Decrement>

Operation: src1 - src2, $BC \leftarrow BC - 1$

Description: Compares the contents of src1 with those of src2, then decrements the contents of

the BC register by 1. src1 must be the A or WA register. src2 must be in

post-decrement register indirect addressing mode.

Details:

	Size		Mnemonic					Co	de			
Byte	Word	Long word										
0	0	×	CPD	[A/WA, (R-)]	1	0	0	Z	0		R	
					0	0	0	1	0	1	1	0

Note: Omitting operands in square brackets [] specifies A,(XHL-).

Flags:

S = MSB value of the result of src1 - src2 is set.

Z = 1 is set if the result of src1 - src2 is 0, otherwise 0.

H = 1 is set if a borrow from bit 3 to bit 4 occurs as a result of src1 - src2, otherwise 0.

V = 0 is set if the BC register value is 0 after execution, otherwise 1.

N = 1 is set. C = No change

Execution example: CPD A, (XIX-)

When the XIX register = 00123456H and the BC register = 0200H, execution compares the contents of the A register with those of memory address 123456H, then sets the XIX register to 00123455H, the BC

register to 01FFH.

CPDR src1, src2

<Compare Decrement Repeat>

Operation: src1 - src2, $BC \leftarrow BC - 1$, Repeat until src1 = src2 or BC = 0

Description: Compares the contents of src1 with those of src2. Then decrements the contents of

the BC register by 1. Repeats until src1 = src2 or BC = 0. src1 must be the A or WA

register. src2 must be in post-decrement register indirect addressing mode.

Details:

	Size		Mnemonic Co					Co	ode				
Byte	Word	Long word											
0	0	×	CPDR	[A/WA, (R-)]	1	0	0	Z	0		R		
					0	0	0	1	0	1	1	1	

Note: Omitting operands in square brackets [] specifies A,(XHL-).

Flags:

S = MSB value of the result of src1 - src2 is set.

Z = 1 is set if the result of src1 - src2 is 0, otherwise 0.

H = 1 is set if a borrow from bit 3 to bit 4 occurs as a result of src1 – src2, otherwise 0.

V = 0 is set if the BC register value is 0 after execution, otherwise 1.

N = 1 is set. C = No change

Execution example: CPDR A,(XIX-)

Under the following conditions, execution reads the contents of memory addresses 123456H, 123455H, and 123454H. The instruction ends with condition BC = 0 and sets the XIX register to 00123453H and the BC register to 0000H.

Conditions: A register = 55H

XIX register = 00123456H

BC register = 0003H

Memory address 123456H = 11HMemory address 123455H = 22HMemory address 123454H = 33H

CPI src1, src2

<Compare Increment>

Operation: src1 - src2, $BC \leftarrow BC - 1$

Description: Compares the contents of src1 with those of src2, then decrements the contents of

the BC register by 1. src1 must be the A or WA register. src2 must be in post-

increment register indirect addressing mode.

Details:

	Size		Mnemonic Code									
Byte	Word	Long word										
0	0	×	CPI	[A/WA, (R+)]	1	0	0	Z	0		R	
					0	0	0	1	0	1	0	0

Note: Omitting operands enclosed in square brackets [] specifies A,(XHL+).

Flags:

S = MSB value of the result of src1 - src2 is set.

Z = 1 is set if the result of src1 - src2 is 0, otherwise 0.

H = 1 is set if a borrow from bit 3 to bit 4 occurs as a result of src1 – src2, otherwise 0.

V = 0 is set if the BC register value is 0 after execution, otherwise 1.

N = 1 is set.

C = No change

Execution example: CPI A, (XIX+)

When the XIX register = 00123456H and the BC register = 0200H, execution compares the contents of the A register with those of memory address 123456H, and sets the XIX register to 00123457H and the BC

register to 01FFH.

CPIR src1, src2

<Compare Increment Repeat>

Operation: src1 - src2, $BC \leftarrow BC - 1$, repeat until src1 = src2 or BC = 0

Description: Compares the contents of src1 with those of src2. Then decrements the contents of

the BC register by 1. Repeats until src1 = src2 or BC = 0. src1 must be the A or WA

register. src2 must be in post-increment register indirect addressing mode.

Details:

	Size		Mnemonic Code									
Byte	Word	Long word										
0	0	×	CPIR	[A/WA, (R+)]	1	0	0	Z	0		R	
					0	0	0	1	0	1	0	1

Note: Omitting operands in square brackets [] specifies A,(XHL+).

Flags:

S = MSB value of the result of src1 - src2 is set.

Z = 1 is set if the result of src1 - src2 is 0, otherwise 0.

H = 1 is set if a borrow from bit 3 to bit 4 occurs as a result of src1 – src2, otherwise 0.

V = 0 is set if the BC register value is 0 after execution, otherwise 1.

N = 1 is set.

C = No change

Execution example: CPIR A, (XIX+)

Under the following conditions, execution reads memory addresses 123456H, 123457H, and 123458H. The instruction ends with condition src1 = src2, sets the XIX register to 00123459H and the BC register to

01FDH.

Conditions: A register = 33H

XIX register = 00123456 HBC register = 0200H

Memory address 123456H = 11HMemory address 123457H = 22HMemory address 123458H = 33H

CPL dst

<Complement>


Operation: $dst \leftarrow Ones$ complement of dst

Description: Transfers the value of ones complement (inverted bit of 0/1) of dst to dst.

Details:

		Size		Mnemonic					Co	de				
_	Byte	Word	Long word											
	0	0	×	CPL	r	1	1	0	z	1		r		
						0	0	0	0	0	1	1	0	

Flags:



S = No change

Z = No change

H = 1 is set.

V = No change

N = 1 is set.

C = No change

Execution example: CPL WA

When the WA register = 1234H, execution sets the WA register to EDCBH.

0001	0010	0011	0100	WA register (before execution)
	Ź	Inve		
1110	1101	1100	1011	WA register (after execution)

DAA dst

<Decimal Adjust Accumulator>

 $Operation: \qquad dst \leftarrow decimal \ adjustment \ of \ dst$

Description: Decimal adjusts the contents of dst depending on the states of the C, H, and N

flags. Used to adjust the execution result of the add or subtract instruction as

binary-coded decimal (BCD).

Details:

	Size		Mnemonic					Co	de			
Byte	Word	Long word										
0	×	×	DAA	r	1	1	0	0	1		r	
					0	0	0	1	0	0	0	0

Operation	N flag before DAA instruction execution	C flag before DAA instruction execution	Upper 4 bits of dst	H flag before DAA instruction execution	Lower 4 bits of dst	Added value	C flag after DAA instruction execution
	0	0	0 to 9	0	0 to 9	00	0
	0	0	0 to 8	0	A to F	06	0
ADD	0	0	0 to 9	1	0 to 3	06	0
	0	0	A to F	0	0 to 9	60	1
ADC	0	0	9 to F	0	A to F	66	1
	0	0	A to F	1	0 to 3	66	1
	0	1	0 to 2	0	0 to 9	60	1
	0	1	0 to 2	0	A to F	66	1
	0	1	0 to 3	1	0 to 3	66	1
SUB	1	0	0 to 9	0	0 to 9	00	0
SBC	1	0	0 to 8	1	6 to F	FA	0
NEG	1	1	7 to F	0	0 to 9	A0	1
	1	1	6 to F	1	6 to F	9A	1

Note: Decimal adjustment cannot be performed for the INC or DEC instruction. This is because the C flag does not change.

Flags:

S = MSB value of the result is set.

Z = 1 is set if the result is 0, otherwise 0.

H = 1 is set if a carry from bit 3 to bit 4 occurs as a result of the operation, otherwise 0.

V = 1 is set if the parity (number of 1s) of the result is even, otherwise 0.

N = No change

C=1 is set if a carry occurs from the MSB as a result of the operation or a carry was 1 before operation, otherwise 0.

Execution example: ADD A,B

DAA A

When the A register = 59H and the B register = 13H,

execution sets the A register to 72H.

DEC num, dst

<Decrement>

Operation: $dst \leftarrow dst - num$

Description: Decrements dst by the contents of num and transfers the result to dst.

Details:

	Size		Mnemonic					Co	de			
Byte	Word	Long word										
0	0	0	DEC	#3, r	1	1	z	Z	1		r	
					0	1	1	0	1		#3	
0	0	×	DEC <w></w>	#3, (mem)	1	m	0	z	m	m	m	m
					0	1	1	0	1		#3	
	0	0 0	Byte Word Long word O O O	Byte Word Long word O O DEC	Byte Word Long word O O DEC #3, r	Byte Word Long word ○ ○ ○ DEC #3, r 1 0 ○ × DEC <w> #3, (mem) 1</w>	Byte Word Long word O O DEC #3, r 1 1 0 1 0 1 O O X DEC #3, (mem) 1 m	Byte Word Long word ○ ○ ○ DEC #3, r 1 1 z 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Byte Word Long word ○ ○ DEC #3, r 1 1 z z 0 1 1 0 0 1 1 0 0 0 0 0 0 0 0 0	Byte Word Long word O O DEC #3, r 1 1 z z 1 0 1 0 1 O 1 1 0 1 m 0 z m	Byte Word Long word O DEC #3, r 1 1 z z 1 0 1 0 1 0 1 0 0 0 0 0 0 0 0 0	Byte Word Long word O O DEC #3, r 1 1 z z 1 r 1 r 0 1 m 0 z m m m O O X DEC #3, (mem) 1 m 0 z m m m

Note: #3 in operands indicates from 1 to 8; object codes correspond from 1 to 7,0.

Flags:

S = MSB value of the result is set.

Z = 1 is set if the result is 0, otherwise 0.

H = 1 is set if a borrow from bit 3 to bit 4 occurs as a result of the operation, otherwise 0.

V = 1 is set if an overflow occurs as a result of the operation, otherwise 0.

N = 1 is set.C = No change

Note: With the DEC #3, r instruction, if the operand is a word or a long word, no flags

change.

Execution example: DEC 4, HL

When the HL register = 5678H, execution sets the HL register to 5674H.

DECF

<Decrement Register File Pointer>

Operation: RFP<2:0> \leftarrow RFP<2:0> -1

Description: Decrements the contents of register file pointer RFP <2:0> in the status register by


1. RFP2 is fixed to 0.

Details:

Mnemonic Code

DECF 0 0 0 0 1 1 1 0 1

Flags:



S = No change

Z = No change

H = No change

V = No change

N = No change

C = No change

Execution example: DECF

When the contents of RFP<2:0> = 2, execution sets the contents of

RFP<2:0> to 1.

DI

<Disable Interrupt>

Operation: IFF<2:0> \leftarrow 7

Description: Sets the contents of the interrupt enable flag (IFF) <2:0> in status register to 7.

After execution, only non-maskable interrupts (interrupt level 7) can be received.

Details:

Mnemonic	Code

DI

0	0	1 0	1	0	ı	0	ı	1	ı	1	ı	0
0	0	1 0	ı	0	ı	0	ı	1	ı	1	ı	1

Flags:

\mathbf{S}	\mathbf{Z}	Η	V	N	\mathbf{C}
-	-	ı	ı	_	_

S = No change

Z = No change

H = No change

V = No change

N = No change

C = No change

DIV dst, src poivide>

Operation: dst<lower half> ← dst ÷ src, dst<upper half> ← remainder (unsigned)

Description: Divides unsigned the contents of dst by those of src and transfers the quotient to

the lower half of dst, the remainder to the upper half of dst.

Details:

	Size		Mnemonic		Code	
Byte	Word	Long word				
0	0	×	DIV	RR, r	1 1 0 z 1 r	
					0 1 0 1 0 R	
0	0	×	DIV	rr, #	1 1 0 z 1 r	
					0 0 0 0 1 0 1	0
					#<7:0>	
					#<15:8>	
0	0	×	DIV	RR, (mem)	1 m 0 z m m m	m
					0 1 0 1 0 R	

Note 1: For RR, see the following page.

Note 2: When the operation is in bytes, dst (lower byte) \leftarrow dst (word) \div src (byte),

dst (upper byte) \leftarrow remainder.

When the operation is in words, dst (lower word) \leftarrow dst (long word) \div src (word), dst (upper word) \leftarrow remainder. Match coding of the operand dst with the size of the <u>dividend</u>.

Flags:

S = No change

Z = No change

H = No change

V = 1 is set when divided by 0 or the quotient exceeds the numerals which can be expressed in bits of dst for load; otherwise, 0 is set.

N = No change

C = No change

TOSHIBA TLCS-900/L1 CPU

Execution example: DIV XIX,IY

When the XIX register = 12345678H and the IY register = 89ABH, execution results in a quotient of 21DAH and a remainder of 0FDAH, and

sets the XIX register to 0FDA21DAH.

Note 3: RR of the DIV RR,r and DIV RR,(mem) instruction is as listed below.

Operation size in bytes (8 bits \leftarrow 16 bits \div 8 bits)

RR	Code R						
WA	001						
BC	011						
DE	101						
HL	111						
IX)						
IY	Specification						
IZ	not possible!						
SP	J						

Operation size in words (16 bits \leftarrow 32 bits \div 16 bits)

RR	Code R				
XWA	000				
XBC	001				
XDE	010				
XHL	011				
XIX	100				
XIY	101				
XIZ	110				
XSP	111				

^{*1} When the CPU is in minimum mode, XWA, XBC, XDE, and XHL cannot be used.

rr of the DIV rr,# instruction is as listed below.

Operation size in bytes (8 bits \leftarrow 16 bits \div 8 bits)

rr	Code r					
WA	001					
BC	011					
DE	101					
HL	111					
IX	C7H : F0H					
IY	C7H : F4H					
IZ	C7H : F8H					
SP	<u>C7H</u> : <u>FCH</u>					
	1st byte 2nd byte					

^{*2} Any other word registers can be specified in thesame extension coding as IX to SP.

Operation size in words (16 bits \leftarrow 32 bits \div 16 bits)

rr	Code r			
XWA	000			
XBC	001			
XDE	010			
XHL	011			
XIX	100			
XIY	101			
XIZ	110			
XSP	111			

^{*3} When the CPU is in minimum mode, XWA, XBC, XDE, and XHL cannot be used.

^{*4} Any other long word registers can be specified in the extension coding.

DIVS dst, src

<Divide Signed>

Operation: dst
lower half> \leftarrow $dst \div src, dst$
upper half> \leftarrow remainder (signed)

Description: Divides signed the contents of dst by those of src and transfers the quotient to the

lower half of dst, the remainder to the upper half of dst.

Details:

	Size		Mnemonic					Co	de			
Byte	Word	Long word										
0	0	×	DIVS	RR, r	1	1	0	z	1		r	
					0	1	0	1	1		R	
0	0	×	DIVS	rr, #	1	1	0	z	1		r	
					0	0	0	0	1	0	1	1
								#<7	':0>			
								#<1	5:8>			
0	0	×	DIVS	RR, (mem)	1	m	0	z	m	m	m	m
					0	1	0	1	1		R	

Note 1: For RR, see the following page.

Note 2: When the operation is in bytes, dst (lower byte) \leftarrow dst (word) \div src (byte), dst

(upper byte) \leftarrow remainder.

When the operation is in words, dst (lower word) \leftarrow dst (long word) \div src (word), dst (upper word) \leftarrow remainder.

Match coding of the operand dst with the size of the <u>dividend</u>. The sign of the remainder is the same as that of the dividend.

Flags:

S = No change

Z = No change

H = No change

V = 1 is set when divided by 0, or the quotient exceeds the value which can be expressed in bits of the dst used for loading, otherwise 0.

N = No change

C = No change

TOSHIBA TLCS-900/L1 CPU

Execution example: DIVS XIX,IY

When the XIX register = 12345678H and the IY register = 89ABH, execution results in the quotient as 16EEH and the remainder as D89EH,

and sets the XIX register to 16EED89EH.

Note 3: RR of the DIVS RR,r and DIVS RR, (mem) instruction is as listed below.

Operation size in bytes (8 bits \leftarrow 16 bits \div 8 bits)

	*
RR	Code R
WA	001
BC	011
DE	101
HL	111
IX)
IY	Specification
IZ	not possible!
SP	J

Operation size in words (16 bits \leftarrow 32 bits \div 16 bits)

RR	Code R					
XWA	000					
XBC	001					
XDE	010					
XHL	011					
XIX	100					
XIY	101					
XIZ	110					
XSP	111					

^{*1} When the CPU is in minimum mode, XWA, XBC, XDE, or XHL cannot be used.

rr of the DIVS rr,# instruction is as listed below.

Operation size in bytes (8 bits \leftarrow 16 bits \div 8 bits)

rr	Code r					
WA	001					
BC	011					
DE	101					
HL	111					
IX	C7H : F0H					
IY	C7H : F4H					
IZ	C7H : F8H					
SP	<u>C7H</u> : <u>FCH</u>					
	1st byte 2nd byte					

^{*2} Any other word registers can be specified in the same extension coding as those for IX to SP.

Operation size in words (16 bits \leftarrow 32 bits \div 16 bits)

rr	Code r				
XWA	000				
XBC	001				
XDE	010				
XHL	011				
XIX	100				
XIY	101				
XIZ	110				
XSP	111				

^{*3} When the CPU is in minimum mode, XWA, XBC, XDE, or XHL cannot be used.

^{*4} Any other long word registers can be specified in the extension coding.

DJNZ dst1, dst2

<Decrement and Jump if Non Zero>

Operation: $dst1 \leftarrow dst1 - 1$. if $dst1 \neq 0$, then $PC \leftarrow dst2$.

Description: Decrements the contents of dst1 by 1. Makes a relative jump to the program

address specified by dst2 if the result is other than 0.

Details:

	Size		Mnemonic					Co	de			
Byte	Word	Long word										
0	0	×	DJNZ	[r,]\$ + 3/4 + d8	1	1	0	Z	1		r	
					0	0	0	1	1	1	0	0
								d<7	' :0>			

(Note) \$+4+d8 (r is specified using extension codes.)

\$+3+d8 (otherwise)

Note: Omitting r of the operand in square brackets [] is regarded as specifying the B

register.

Flags:

$_{\rm S}$	\mathbf{Z}	Η	V	N	\mathbf{C}
_	-	_	_	_	ı

S = No change

Z = No change

H = No change

V = No change

N = No change

C = No change

Execution example: LOOP: ADD A, A

DJNZ W, LOOP

When the A register = 12H and the W register = 03H, execution loops three times and sets the A register to $24H \rightarrow 48 \rightarrow 90H$ and the W register to

 $02H \rightarrow 01H \rightarrow 00H$.

El num

<Enable Interrupt>

Operation: IFF $\leq 2:0 \geq \leftarrow \text{num}$

Description: Sets the contents of the IFF<2:0> in the status register to num. After execution,

the CPU interrupt receive level becomes num.

Details:

Mnemonic Code

[#3] 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0

0 1 0 1 0 1 0 1 0

Note: A value from 0 to 7 can be specified as the operand value. If the operand is omitted,

the default value is 0 (EI 0).

ΕI

S = No change

Z = No change

H = No change

V = No change

N = No change

C = No change

EX_dst, src

<Exchange>


Operation: $dst \leftrightarrow src$

Description: Exchanges the contents of dst and src.

Details:

	Size		Mnemonic	Code								
Byte	Word	Long word										
					_							
0	×	×	EX	F, F'	0	0	0	1	0	1	1	0
0	0	×	EX	R, r	1	1	z	z	1		r	
					1	0	1	1	1		R	
0	0	×	EX	(mem), r	1	m	Z	Z	m	m	m	m
					0	0	1	1	0		R	

Flags:



S = No change

Z = No change

H = No change

V = No change

N = No change


C = No change

Note: Executing EX F,F' changes all flags.

Execution example: EX A,B

When the A register = 12H and the B register = 34H, execution sets the A

register to 34H and the B register to 12H.



EXTS dst

<Extend Sign>

Operation: $dst < upper half > \leftarrow signed bit of dst < lower half >$

Description: Transfers (copies) the signed bit (bit 7 when the operand size is a word, bit 15 when

a long word) of the lower half of dst to all bits of the upper half of dst.

Details:

		Size		Mnemonic			Co	ode			
_	Byte	Word	Long word								
	×	0	0	EXTS	r	1 1	ZIZ	1	1	r	
						0 0	0 1 1	1 0	101	1	1

Flags:

S	Z	H	V	N	C
_	_	-	_	_	-

S = No change

Z = No change

H = No change


V = No change

N = No change

C = No change

Execution example: EXTS HL

When the HL register = 6789H, execution sets the HL register to FF89H.



EXTZ dst

<Extend Zero>

Operation: $dst < upper half > \leftarrow 0$

Description: Clears the upper half of dst to zero. Used for making the operand sizes the same

when they are different.

Details:

	Size		Mnemonic		Code
Byte	Word	Long word			
×	0	0	EXTZ	r	1 1 z z 1
					0 , 0 , 0 , 1 , 0 , 0 , 1 , 0

Flags:

S = No change

Z = No change

H = No change

V = No change

N = No change

C = No change

Execution example: EXTZ HL

When the HL register = 6789H, execution sets the HL register to 0089H.

EXTZ XIX

When the XIX register = 12345678H, execution sets the XIX register to

00005678H.

CPU900L1-81

TOSHIBA

HALT <Halt CPU>

Operation: CPU halt

Description: Halts the instruction execution. To resume, an interrupt must de received.

Details:

Mnemonic Code

0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 HALT

Flags:

S = No change

Z = No change

H = No change

V = No change

N = No change

C = No change

INC num, dst

<Increment>

Operation: $dst \leftarrow dst + num$

Description: Adds the contents of dst and num and transfers the result to dst.

Details:

		Size		Mnemonic					Co	de			
_	Byte	Word	Long word										
	0	0	0	INC	#3, r	1	1	Z	Z	1		r	
						0	1	1	0	0		#3	
	0	0	×	INC <w></w>	#3, (mem)	1	m	0	Z	m	m	m	m
						0	1	1	0	0		#3	

Note: #3 in operands indicates from 1 to 8 and object codes correspond from 1 to 7,0.

Flags:

S = MSB value of the result is set.

Z = 1 is set if the result is 0, otherwise 0.

H = 1 is set if a carry occurs from bit 3 to bit 4 as a result of the operation, otherwise 0.

V = 1 is set if an overflow occurs as a result of the operation, otherwise 0.

N = Cleared to zero.

C = No change

Note: With the INC #3,r instruction, if the operand is a word or a long word, no flags

change.

Execution example: INC 5,WA

When the WA register = 1234H, execution sets the WA register to 1239H.

INCF

<Increment Register File Pointer>

Operation: RFP<2:0> \leftarrow RFP<2:0> + 1

Description: Increments the contents of RFP<2:0> in the status register by 1. RFP2 is fixed to 0.

Details:

Mnemonic Code

INCF 0 0 0 0 1 1 1 1 0 0

Flags:

S Z H V N C

S = No change

Z = No change

H = No change

V = No change

N = No change

C = No change

Execution example: INCF

When the contents of RFP<2:0> = 2, execution sets the contents of

RFP<2:0> to 3.

JP condition, dst


Operation: If cc is true, then $PC \leftarrow dst$.

Description: If the operand condition is true, jumps to the program address specified by dst.

Details:

Size		Mnemonic	Code
	JP	#16	0 0 0 1 1 0 1 0 4<7:0>
			#<1.0> #<15:8>
	JP	#24	0 0 0 1 1 0 1 1
			#<15:8> #<23:16>
	JP	[cc,] mem	1 m 1 1 1 m m m m m
			1 1 0 1

Flags:



S = No change

Z = No change

H = No change

V = No change

N = No change

C = No change

Execution example: When JP 2000H is executed, jumps unconditionally to address 2000H.

When the XIX register = 00123456H, and carry flag's value is 1, JP 2000H

jumps to address 123458H by the execution of JP C and XIX+2.

JR condition, dst


<Jump Relative>

Operation: If cc is true, then $PC \leftarrow dst$.


Description: If the operand condition is true, makes a relative jump to the program address

specified by dst.

Details:



Flags:



S = No change

Z = No change

H = No change


V = No change

N = No change

C = No change

Execution example: JR 2078H

When this instruction is executed at memory address 2000H, execution relative jumps unconditionally to address 2078H. The object code of the instruction is $68\mathrm{H}:76\mathrm{H}.$



$LD \ \, \mathop{dst, \ \, src}_{^{<\! Load>}}$

 $Operation: \qquad dst \leftarrow src$

Description: Loads the contents of src to dst.

Details:

	Size		Mnemonic		Code
Byte	Word	Long word			
0	0	0	LD	R, r	1 1 z z 1 r 1 0 0 0 1 R
0	0	0	LD	r, R	1 1 z z 1 r 1 0 0 1 1 R
0	0	0	LD	r, #3	1 1 z z 1 r 1 0 1 0 1 #3
0	0	0	LD	R,#	0 z z z 0 R #<7:0> #<15:8> #<23:16> #<31:24>
0	0	0	LD	r, #	1 1 z z 1 r 0 0 0 0 0 0 0 1 1 #<7:0> #<15:8> #<23:16> #<31:24>
0	0	0	LD	R, (mem)	1 m z z m m m m m 0 0 1 0 0 R R
0	0	0	LD	(mem), R	1 m 1 1 m m m m 0 1 z z 0 R
0	0	×	LD <w></w>	(#8), #	0 0 0 0 1 0 z 0 #8 #<7:0> #<15:8>

	Size		Mnemonic					Co	de			
Byte	Word	Long word										
					1							1
0	0	×	LD <w></w>	(mem), #	1	m	1	1	m	m	m	m
					0	0	0	0	0	0	z	0
								#<7	:0>			
								#<1	5:8>			
0	0	×	LD <w></w>	(#16), (mem)	1	m	0	z	m	m	m	m
					0	0	0	1	1	0	0	1
								#16<	7:0>			
								#16<	15:8>			
0	0	×	LD <w></w>	(mem), (#16)	1	m	1	1	m	m	m	m
				, , , ,	0	0	0	1	0	1	z	0
								#16<	7:0>			
								#16<	15:8>			

Flags:

\mathbf{S}	\mathbf{Z}	Η	V	N	С
-	ı	ı	ı	_	1

S = No change

Z = No change

H = No change


V = No change

N = No change

C = No change

Execution example: LD IX, DE

When the DE register = 4567H, execution sets the IX register to 4567H.



LDA dst, src

<Load Address>

Operation: $dst \leftarrow src$ effective address value

Description: Loads the src effective address value to dst.


Details:

	Size		Mnemonic		Code
Byte	Word	Long word			
×	0	0	LDA	R, mem	1 m 1 1 m m m m m
					0 0 1 s 0 R

Note:


This instruction operates much like the ADD instruction; the difference is that dst is specified independently from src. Mainly used for handling the pointer with the C compiler.

Flags:



Execution example: LDA XIX, XIY + 33H

When the XIY register = 00123456H, execution sets the XIX register to 00123489H.



TOSHIBA

LDAR dst, src

<Load Address Relative>


Operation: $dst \leftarrow src relative address value$

Description: Loads the relative address value specified in src to dst.

Details:

	Size		Mnemonic		Code
Byte	Word	Long word			
×	0	0	LDAR	R, \$ + 4 + d16	1 1 1 1 0 0 1 1
					0 0 0 1 0 0 1 1
					d<7:0>
					d<15:8>
					0 0 1 s 0 R

Flags:



S = No change

Z = No change

H = No change


V = No change

N = No change

C = No change

Execution example: LDAR XIX, \$ + 1345H

When this instruction is executed at memory address 1000H, execution sets the XIX register to 00002345H. \$ indicates the start address of the instruction. The instruction's object codes are: F3H:13H:41H:13H:34H.



LDC dst, src

<Load Control Register>

Operation: $dst \leftarrow src$

Description: Loads the contents of src to dst.

Details:

		Size		Mnemonic						Co	de			
_	Byte	Word	Long word											
	0	0	0	LDC	cr, r		1	1	z	z	1		r	
					,	•	0	0	1	0	1	1	1	0
										С	r			
	0	0	0	LDC	r, cr		1	1	z	z	1		r	
							0	0	1	0	1	1	1	1
										С	r			

Flags:

\mathbf{S}	\mathbf{Z}	Η	V	N	\mathbf{C}
ı	ı	-	-	_	_

S = No change

Z = No change

H = No change

V = No change

N = No change

C = No change

Execution example: LDC DMAC0, WA

When the WA register = 1234H, execution sets control register DMAC0 to

1234H.

LDCF num, src

<Load Carry Flag>

Operation: $CY \leftarrow src < num >$

Description: Loads the contents of bit num of src to the carry flag.

Details:

		Size		Mnemonic					Co	de			
_	Byte	Word	Long word										
						Ι.			I				1
	0	0	×	LDCF	#4, r	1	1	0	Z	1		r	
						0	0	1	0	0	0	1	1
						0	0	0	0		#	4	
	0	0	×	LDCF	A, r	1	1	0	z	1		r	
						0	0	1	0	1	0	1	1
	0	×	×	LDCF	#3, (mem)	1	m	1	1	m	m	m	m
						1	0	0	1	1		#3	
	0	×	×	LDCF	A, (mem)	1	m	1	1	m	m	m	m
						0	0	1	0	1	0	1	1

Notes:

When bit num is specified by the A register, the value of the lower 4 bits of the A register is used as bit num. When the operand is a byte and the value of the lower 4 bits of bit num is from 8 to 15, the value of the carry flag is undefined.

Flags:

\mathbf{S}	\mathbf{Z}	Η	V	N	\mathbf{C}
_	-	-	-	-	*

S = No change

Z = No change

H = No change

V = No change


N = No change

C = Contents of bit num of src is set.

Execution example: LDCF 6, (100H)

When the contents of memoryad address 100 = 01000000B (binary), execution sets the course floor to 1

execution sets the carry flag to 1.



LDD dst, src

<Load Decrement>

Operation: $dst \leftarrow src, BC \leftarrow BC - 1$

Description: Loads the contents of src to dst, then decrements the contents of the BC register by

1. src and dst must be in post-decrement register indirect addressing mode.

Details:

		Size		Mnemonic				Code				
_	Byte	Word	Long word									
	0	0	×	LDD <w>[(XDE-), (XHL-)]</w>	1	0	0	Z	0	0	1	1
					0	0	0	1	0	0	1	0
				LDD <w> (XIX-), (XIY-)</w>	1	0	0	Z	0	1	0	1
					0	0	0	1	0	0	1	0

*Coding in square brackets [] can be omitted.

Flags:

\mathbf{S}	\mathbf{Z}	Η	V	N	C
_	_	0	*	0	_

S = No change

Z = No change

H = Cleared to 0.

V=0 is set if the BC register value is 0 after execution, otherwise 1.

N = Cleared to zero.

C = No change

Execution example: LDD (XIX-), (XIY-)

When the XIX register = 00123456H, the XIY register = 00335577H, and the BC register = 0700H, execution loads the contents at address 335577 to address 123456H and sets the XIX register to 123455H, the XIY register to

 $00335576\mathrm{H},$ and the BC register to 06FFH.

LDDR dst, src

<Load Decrement Repeat>

Operation: $dst \leftarrow src$, $BC \leftarrow BC - 1$, Repeat until BC = 0

Description: Loads the contents of src to dst, then decrements the contents of the BC register by

1. If the result is other than 0, the operation is repeated. src and dst must be in

post-decrement register indirect addressing mode.

Details:

		Size		Mnemonic				Co	de			
_	Byte	Word	Long word									
	0	0	×	LDDR <w>[(XDE-), (XHL-)]</w>	1	0	0	z	0	0	1	1
					0	0	0	1	0	0	1	1
	0	0	×	LDDR <w> (XIX-), (XIY-)</w>	1	0	0	z	0	1	0	1
				, , , ,	0	0	0	1	0	0	1	1

^{*} Coding in square brackets [] can be omitted.

Flags:

$_{\rm S}$	\mathbf{Z}	Η	V	N	\mathbf{C}
_	_	0	0	0	_

S = No change

Z = No change

H = Cleared to zero.

V = Cleared to zero.

N = Cleared to zero.

C = No change

Execution example: LDDR (XIX-), (XIY-)

When the XIX register = 00123456H, the XIY register = 00335577H, and the BC register = 0003H, the results of the execution are as follows:

Loads the contents of address 335577H to 123456H.

Loads the contents of address 335576H to 123455H.

Loads the contents of address 335575H to 123454H.

Sets the XIX register to 00123453H.

Sets the XIY register to 00335574H.

Sets the BC register to 0000H.

TOSHIBA

LDF num

<Load Register File Pointer>

RFP<2:0> \leftarrow num Operation:

Description: Loads the num value to the register file pointer RFP<2:0> in status register. RFP2

is fixed to 0.

Details:

Mnemonic		Code
LDF	#3	0 1 0 1 0 1 1 1 0 1 1 1 1 1 1

0 1 0 1 0 1 0 1 0

Note: In minimum mode, the operand value can be specified from 0 to 7; in maximum

mode, from 0 to 3.

Flags:

S = No change

Z = No change

H = No change

V = No change

N = No change

C = No change

LDI dst, src

<Load Increment>

Operation: $dst \leftarrow src, BC \leftarrow BC - 1$

Description: Loads the contents of src to dst, then decrements the contents of the BC register by

1. src and dst must be in post-increment register indirect addressing mode.

Details:

Size		Mnemonic				Co	de			
Word	Long word									
0	×	LDI <w>[(XDE+), (XHL+)]</w>	1	0	0	z	0	0	1	1
			0	0	0	1	0	0	0	0
			-							
0	×	LDI <w> (XIX+), (XIY+)</w>	1	0	0	z	0	1	0	1
			0	0	0	1	0	0	0	0
	Word O	Word Long word	Word Long word ○ × LDI <w>[(XDE+), (XHL+)]</w>	Word Long word ○ × LDI <w>[(XDE+), (XHL+)] 1 0 0 0</w>	Word Long word ○ × LDI <w>[(XDE+), (XHL+)] 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</w>	Word Long word ○ × LDI <w>[(XDE+), (XHL+)] 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</w>	Word Long word ○ × LDI <w>[(XDE+), (XHL+)] 1 0 0 z 0 1 ○ × LDI<w>(XIX+), (XIY+) 1 0 0 z</w></w>	Word Long word ○ × LDI <w>[(XDE+), (XHL+)] 1 0 0 z 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0</w>	Word Long word ○ × LDI <w>[(XDE+), (XHL+)] 1 0 0 z 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</w>	Word Long word ○ × LDI <w>[(XDE+), (XHL+)] 1 0 0 z 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0</w>

Note: Coding in square brackets [] can be omitted.

Flags:

S = No change

Z = No change

H = Cleared to zero.

V = 0 is set when the BC register value is 0 after execution, otherwise 1.

N = Cleared to zero.

C = No change

Execution example: LDI (XIX+), (XIY+)

When the XIX register = 00123456H, the XIY register = 00335577H, and the BC register = 0700H, execution loads the contents of address 335577H to 123456H and sets the XIX register to 00123457H, the XIY register to

00335578H, and the BC register to 06FFH.

LDIR dst, src

<Load Increment Repeat>

Operation: $dst \leftarrow src, BC \leftarrow BC - 1$, Repeat until BC = 0

Description: Loads the contents of src to dst, then decrements the contents of the BC register by

1. If the result is other than 0, the operation is repeated. src and dst must be in

post-increment register indirect addressing mode.

Details:

	Size		Mnemonic				Co	de			
Byte	Word	Long word									
0	0	×	LDIR <w>[(XDE+), (XHL+)]</w>	1	0	0	z	0	0	1	1
				0	0	0	1	0	0	0	1
0	0	×	LDIR <w> (XIX+), (XIY+)</w>	1	0	0	z	0	1	0	1
				0	0	0	1	0	0	0	1
	0	Byte Word O	Byte Word Long word	Byte Word Long word ○ ○ × LDIR <w>[(XDE+), (XHL+)]</w>	Byte Word Long word ○ ○ × LDIR <w>[(XDE+), (XHL+)] 1 0 ○ × LDIR<w>(XIX+), (XIY+) 1</w></w>	Byte Word Long word ○ × LDIR <w>[(XDE+), (XHL+)] 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</w>	Byte Word Long word ○ × LDIR <w>[(XDE+), (XHL+)] 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</w>	Byte Word Long word ○ × LDIR <w>[(XDE+), (XHL+)] 1 0 0 z 0 z 0 0 0 1 ○ ○ × LDIR<w>(XIX+), (XIY+) 1 0 0 z 0 z</w></w>	Byte Word Long word O X LDIR <w>[(XDE+), (XHL+)] 1 0 0 z 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0</w>	Byte Word Long word ○ × LDIR <w>[(XDE+), (XHL+)] 1 0 0 z 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</w>	Byte Word Long word Service of the position of th

Note: Coding in square brackets [] can be omitted.

Note: Interrupt requests are sampled every time 1 item of data is loaded.

Flags:

S = No change

Z = No change

H = Cleared to zero.

V = Cleared to zero.

N = Cleared to zero.

C = No change

Execution example: LDIR (XIX+), (XIY+)

When the XIX register = 00123456H, the XIY register = 00335577H, and

the BC register = 0003H, execution results as follows:

Loads the contents of address 335577H to 123456H.

Loads the contents of address 335578H to 123457H.

Loads the contents of address 335579H to 123458H.

Sets the XIX register to 00123459H.

Sets the XIY register to 0033557AH.

Sets the BC register to 0000H.

LDX dst, src

<Load eXtract>

Operation: $dst \leftarrow src$

Description: Loads the contents of src to dst. The effective code is assigned to this instruction

every other byte. Used to fetch the code from 8-bit data bus memory in 16-bit data

bus mode.

Details:

	Size		Mnemonic						Co	de			
Byte	Word	Long word											
0	×	×	LDX	(#8), #	Ι	1	1	1	1	0	1	1	1
						0	0	0	0	0	0	0	0
									#	8			
						0	0	0	0	0	0	0	0
									#	‡			
						0	0	0	0	0	0	0	0

Note: Even if the second, fourth, or sixth instruction code value is not 00H, the

instruction operates correctly.

Flags:

\mathbf{S}	\mathbf{Z}	Η	V	N	\mathbf{C}
_	_	_	_	_	_

S = No change

Z = No change

H = No change

V = No change

N = No change

C = No change

TOSHIBA TLCS-900/L1 CPU

This instruction is used when the CPU fetches a program after reset in cases where the bus width set in the 900/L1 is 16 bits wide and that of external program ROM is 8 bits wide.

The table below shows usage conditions.


Product Name	AM0 Pin	AM1 Pin	Program ROM Bus Width	Other Memory Bus Width	LDX Instruction
	0	0	8-bit	8-bit	Not used
T1.100.100.15	1	0	8-bit	8/16-bit	Used
TMP91C815			16-bit	8/16-bit	Not used
	1	1	Internal ROM	_	_

Execution example:

Explanation here is given using the TMP91C815 as an example where while AM0, 1=1,0 and all memory but program ROM are 16 bits wide, the instruction is executed from 8-bit wide program ROM. After reset, the reset vector is read in 16-bit data bus mode. Therefore, when starting the program from external memory with 8-bit data bus, the PC (15:8) value for the reset vector must be entered by connecting pull-up/down resistors to the upper-byte data bus D8 to D15 pins.


For example, if the reset vector is located at address 010000H, place 010000H in program ROM address FFFF00H and pull the D8 to D15 pins low. This allows the value 00H to be entered for the PC (15:8). Then place the LDX instruction in program ROM address 010000H.

Operation immediately after reset



LDX (0C2H), 88H

When the above instruction is executed, the CPU writes data 88H to the control register at address 0C2H of the internal programmable chip select/wait controller. As a result, the CS2 space is placed in 8-bit data bus 2WAIT mode, so that the program is fetched and executed via an 8-bit bus beginning with the next instruction.



Note:

The pull-up/down added to the D8 to D15 pins to enter the reset vector PC (15:8) results in colliding with data outputs from the D8 to D15 pins, causing the current consumption to increase. Therefore, if this presents a problem, the pull-up/down must be disconnected after the above processing is finished.

LINK dst, num

Operation: $(-XSP) \leftarrow dst, dst \leftarrow XSP, XSP \leftarrow XSP + num$

Description: Saves the contents of dst to the stack area. Loads the contents of stack pointer

XSP to dst. Adds the contents of XSP to those of num (signed) and loads the result to XSP. Used for obtaining a local variable area in the stack area for -num bytes.

Details:

Size		Mnemonic		Code		
Byte	Word	Long word				
×	×	0	LINK	r,d16	1 1 1 0 1	
					0 0 0 0 1 1 0 0	
					d<7:0>	
					d<15:8>	

Flags:

\mathbf{S}	\mathbf{Z}	Η	V	N	\mathbf{C}
_	_	_	_	_	_

S = No change

Z = No change

H = No change


V = No change

N = No change

C = No change

Execution example: LINK XIZ, -40H

When stack pointer XSP = 280H and the XIZ register = 290H, execution writes 00000290H (long data) at memory address 27CH and sets the XIZ register to 27CH and the stack pointer to XSP 23CH.



MDEC1 num, dst

<Modulo Decrement 1>

Operation: if $(dst \mod num) = 0$ then $dst \leftarrow dst + (num - 1)$ else $dst \leftarrow dst - 1$.

Description: When the modulo num of dst is 0, increments dst by num -1.


Otherwise, decrements dst by 1. Used to operate pointers for cyclic memory table.

Details:

		Size		Mnemonic		Code
_	Byte	Word	Long word			
	×	0	×	MDEC1	#, r	1 1 0 1 1 r 0 0 1 1 1 1 0 0 #<7:0> - 1
						#<15:8>

Note: The operand # must be 2 to the nth power. (n = 1 to 15)


Flags:



N = No change C = No change

Execution example:

Decrements the IX register by cycling from 1230H to 1237H. MDEC1 $\,8$, IX When the IX register = 1231H, execution sets the IX register to 1230H. Further execution increments the IX register by $\,8-1$ and sets the IX register to 1237H, since the IX register modulo $\,8=0$.



MDEC2 num, dst

<Modulo Decrement 2>

Operation: if (dst mod num) = 0 then $dst \leftarrow dst + (num - 2)$ else $dst \leftarrow dst - 2$.

Description: When the modulo num of dst is 0, increments dst by num -2.


Otherwise, decrements dst by 2. Used to operate pointers for cyclic memory table.

Details:

Size		Mnemonic		Code	
Byte	Word	Long word			
×	0	×	MDEC2	#, r	1 1 0 1 1
					0 0 1 1 1 1 0 1
					#<7:0> - 2
					#<15:8>

Note: The operand # must be 2 to the nth power. (n = 2 to 15)

Flags:



S = No change

Z = No change

H = No change


V = No change

N = No change

C = No change

Execution example:

Decrements the IX register by cycling from 1238H to 123FH. MDEC2 8,IX When the IX register = 123AH, execution sets the IX register to 1238H. Further execution increments the IX register by 8-2 and sets the IX register to 123EH, since the IX register modulo 8=0.



MDEC4 num, dst

<Modulo Decrement 4>

Operation: if (dst mod num) = 0 then $dst \leftarrow dst + (num - 4)$ else $dst \leftarrow dst - 4$.

Description: When the modulo num of dst is 0, increments dst by num -4. Otherwise,


decrements dst by 4. Used to operate pointers for cyclic memory table.

Details:

ode
1 r 0 0 -4 15:8>
-

Note: The operand # must be 2 to the nth power. (n = 3 to 15)

Flags:



S = No change

Z = No change

H = No change

V = No change


N = No change

C = No change

Execution example:

Decrements the IX register by cycling from 1280H to 12FFH. MDEC4 $80\mathrm{H}\mathrm{,IX}$

When the IX register = 1284H, execution sets the IX register to 1280H. Further execution increments the IX register by 80H-4 and sets the IX register to 12FCH, since the IX register modulo 80H=0.



MINC1 num, dst

<Modulo Increment 1>

Operation: if $(dst \mod num) = (num - 1)$ then $dst \leftarrow dst - (num - 1)$ else $dst \leftarrow dst + 1$.

Description: When the modulo num of dst is num -1, decrements dst by num -1.


Otherwise, increments dst by 1. Used to operate pointers for cyclic memory table.

Details:

	Size		Mnemonic		Code	
_	Byte	Word	Long word			
	×	0	×	MINC1	#, r	1 1 0 1 1
						0 0 1 1 1 0 0 0
						#<7:0> – 1
						#<15:8>

Note: The operand # must be 2 to the nth power. (n = 1 to 15)

Flags:



Z = No change

H = No change


V = No change

N = No change

C = No change

Execution example:

Increments the IX register by cycling from 1200H to 1207H. MINC1 $\,8$, IX When the IX register = 1206H, execution sets the IX register to 1207H. Further execution decrements the IX register by 8-1 and sets the IX register to 1200H, since the IX register modulo 8=8-1.



MINC2 num, dst

<Modulo Increment 2>

Operation: if $(dst \mod num) = (num - 2)$ then $dst \leftarrow dst - (num - 2)$ else $dst \leftarrow dst + 2$.

Description: When the modulo num of dst is num -2, decrements dst by num -2.


Otherwise, increments dst by 2. Used to operate pointers for cyclic memory table.

Details:

		Size		Mnemonic		Code
_	Byte	Word	Long word			
	×	0	×	MINC2	#, r	1 1 0 1 1 r 0 0 1 1 1 0 0 1 #<7:0> - 2
						#<15:8>

Note: The operand # must be 2 to the nth power. (n = 2 to 15)

Flags:



S = No change

Z = No change

H = No change


V = No change

N = No change

C = No change

Execution example:

Increments the IX register by cycling from 1230H to 1237H. MINC2 $\,$ 8,IX When the IX register = 1234H, execution sets the IX register to 1236H. Further execution decrements the IX register by $\,$ 8 - 2 and sets the IX Register to 1230H, since the IX register modulo $\,$ 8 - 2.



MINC4 num, dst

<Modulo Increment 4>

Operation: if (dst mod num) = (num - 4) then $dst \leftarrow dst - (num - 4)$ else $dst \leftarrow dst + 4$.

Description: When the modulo num of dst is num -4, decrements dst by num -4.


Otherwise, increments dst by 4. Used to operate pointers for cyclic memory table.

Details:

	Size		Mnemonic		Code
 Byte	Word	Long word			
×	0	×	MINC4	#, r	1 1 0 1 1
					0 0 1 1 1 0 1 0
					#<7:0> - 4
					#<15:8>

Note: The operand # must be 2 to the nth power. (n = 3 to 15)

Flags:



S = No change

Z = No change

H = No change


V = No change

N = No change

Execution example:

Increments the IX register by cycling from 1240H to 127FH. MINC4 40H,IX

When the IX register = 1278H, execution sets the IX register to 127CH. Further execution decrements the IX register by 40H - 4 and sets the IX register to 1240H, since the IX register modulo 40H = 40H - 4.



MIRR dst

<Mirror>

Operation: $dst<MSB:LSB> \leftarrow dst<LSB:MSB>$

Description: Mirror-exchanges the contents of dst using the bit pattern image.

Details:

	Size		Mnemonic		Code
Byte	Word	Long word			
×	0	×	MIRR	r	1 1 0 1 1
					0 0 0 1 0 1 1 0

Flags:

\mathbf{S}	\mathbf{Z}	Η	V	N	С
_	_	_	_	_	_

S = No change

Z = No change

H = No change


V = No change

N = No change

Execution example: MIRR HL

When the HL register = 0001 0010 0011 0100B (binary), execution sets the $\,$

HL register to 0010 1100 0100 1000B (binary).



MUL dst, src <Multiply>

Operation: $dst \leftarrow dst < lower half > \times src (unsigned)$

Description: Multiplies unsigned the contents of lower half of dst by those of src and loads the

result to dst.

Details:

Byte Word Long word O X MUL RR, r 1 1 0 z 1 r r 0 0 0 0 R O X MUL rr, # 1 1 0 z 1 r r 0 0 0 0 0 r 0 0 0 0 0 0 0 0 0 0 0			Size		Mnemonic					Co	de			
O 1 0 0 0 R NUL rr,# 1 1 0 2 1 r 0 0 0 0 1 0 0 0 #<7:0> #<15:8> NUL RR, (mem) 1 m 0 z m m m m	_	Byte	Word	Long word										
O 1 0 0 0 R NUL rr,# 1 1 0 2 1 r 0 0 0 0 1 0 0 0 #<7:0> #<15:8> NUL RR, (mem) 1 m 0 z m m m m							_			1	1			
O O X MUL rr, # 1 1 0 z 1 r 0 0 0 0 1 0 0 0 #<7:0> #<15:8> O O X MUL RR, (mem) 1 m 0 z m m m m		0	0	×	MUL	RR, r	1	1	0	z	1		r	
0 0 0 0 1 0 0 0 0 #<7:0> #<15:8> O X MUL RR, (mem) 1 m 0 z m m m m							0	1	0	0	0		R	
0 0 0 0 1 0 0 0 0 #<7:0> #<15:8> O X MUL RR, (mem) 1 m 0 z m m m m														
#<7:0> #<15:8> O X MUL RR, (mem) 1 m 0 z m m m m		0	0	×	MUL	rr, #	1	1	0	z	1		r	
#<15:8>							0	0	0	0	1	0	0	0
○ ○ × MUL RR, (mem) 1 m 0 z m m m m										#<7	:0>			
										#<1	5:8>			
0 1 0 0 0 R		0	0	×	MUL	RR, (mem)	1	m	0	z	m	m	m	m
							0	1	0	0	0		R	

Note: When the operation is in bytes, $dst \text{ (word)} \leftarrow dst \text{ (byte)} \times src \text{ (byte)}$.

When the operation is in words, dst (long word) \leftarrow dst (word) \times src (word).

Match coding of the operand dst with the size of the result.

Flags:

\mathbf{S}	Z	Н	V	N	\mathbf{C}				
_	ı	ı	ı	1	ı				
S =	S = No change								
\mathbf{Z} =	Z = No change								
H = No change									
V = No change									

N = No change

Execution example: MUL XIX, IY

When the IX register = 1234H and the IY register = 89ABH, execution multiplies unsigned the contents of the IX register by those of the IY register and sets the XIX register to 09C9FCBCH.

TOSHIBA TLCS-900/L1 CPU

Note: RR for the MUL RR,r and MUL RR, (mem) instructions is as listed below:

Operation size in bytes (16 bits \leftarrow 8 bits \times 8 bits)

RR	Code R
WA	001
BC	011
DE	101
HL	111
IX)
IY	Specification
IZ	not possible!
SP	J

Operation size in words (32 bits \leftarrow 16 bits \times 16 bits)

RR	Code R
XWA	000
XBC	001
XDE	010
XHL	011
XIX	100
XIY	101
XIZ	110
XSP	111

^{*1} When the CPU is in minimum mode, XWA, XBC, XDE, or XHL cannot be used.

rr of the MUL rr,# instruction is as listed below.

Operation size in bytes (16 bits \leftarrow 8 bits \times 8 bits)

rr	Code r
WA	001
BC	011
DE	101
HL	111
IX	C7H : F0H
IY	C7H : F4H
IZ	C7H : F8H
SP	<u>C7H</u> : <u>FCH</u>
	1st byte 2nd byte

^{*2} Any other word registers can be specified in the same extension coding as those for IX to SP.

Operation size in words (32 bits \leftarrow 16 bits \times 16 bits)

rr	Code r
XWA	000
XBC	001
XDE	010
XHL	011
XIX	100
XIY	101
XIZ	110
XSP	111

^{*3} When the CPU is in minimum mode, XWA, XBC, XDE, or XHL cannot be used.

^{*4} Any other long word registers can be specified in the extension coding.

MULA dst

<Multiply and Add>

 $dst \leftarrow dst + (XDE) \times (XHL), XHL \leftarrow XHL - 2$ Operation:

Description: Multiplies signed the memory data (16 bits) specified by the XDE register by the

> memory data (16 bits) specified by the XHL register. Adds the result (32 bits) to the contents of dst (32 bits) and loads the sum to dst (32 bits). Then, decrements

the contents of the XHL register by 2.

Details:

		Size		Mnemonic		Code
	Byte	Word	Long word			
_	×	0	×	MULA	rr	1 1 0 1 1 r

Note: Match coding of the operand dst with the operation size (long word).

Flags:

S = MSB value of the result is set.

Z = 1 is set when the result is 0, otherwise 0.

H = No change.

V = 1 is set when an overflow occurs as a result, otherwise 0.

N = No change.C = No change.

MULA XIX Execution example:

Under the following conditions, execution sets the XIX register to


4795FCBCH and the XHL register to 1FEH.

Conditions: XIX register = 500000000H

> XDE register = 100HXHL register = 200H

Memory data (word) at address 100H = 1234H

Memory data (word) at address 200H = 89ABH



MULS dst, src

<Multiply Signed>

Operation: $dst \leftarrow dst < lower half > \times src (signed)$

Description: Multiplies signed the contents of the lower half of dst by those of src and loads the

result to dst.

Details:

	Size		Mnemonic					Code				
 Byte	Word	Long word										
0	0	×	MULS	RR, r	1	1	0	z	1		r	
					0	1	0	0	1		R	
0	0	×	MULS	rr, #	1	1	0	z	1		r	
					0	0	0	0	1	0	0	1
								#<7	:0>			
								#<1	5:8>			
												•
0	0	×	MULS	RR, (mem)	1	m	0	z	m	m	m	m
				,	0	1	0	0	1		R	

Note: When the operation is in bytes, $dst(word) \leftarrow dst(byte) \times src(byte)$.

When the operation is in words, dst (long word) \leftarrow dst (word) \times src (word).

Match coding of the operand dst with the size of the result.

Flags:

	\mathbf{S}	\mathbf{Z}	Η	V	N	C			
1	_	ı	ı	ı	1	ı			
	S = No change								
	Z = No change								
	H = No change								

V = No change N = No change

Execution example: MULS XIX, IY

When the IX register = 1234H and the IY register = 89ABH, execution multiplies signed the contents of the IX register by those of the IY register

and sets the XIX register to F795FCBCH.

TOSHIBA TLCS-900/L1 CPU

Note: RR for the MULS RR,r and MULS RR, (mem) instructions is as listed below:

Operation size in bytes (16 bits \leftarrow 8 bits \times 8 bits)

RR	Code R
WA	001
BC	011
DE	101
HL	111
IX)
IY	Specification
IZ	not possible!
SP	ノ

Operation size in words (32 bits \leftarrow 16 bits \times 16 bits)

RR	Code R
XWA	000
XBC	001
XDE	010
XHL	011
XIX	100
XIY	101
XIZ	110
XSP	111

rr of the MULS rr,# instruction is as listed below.

Operation size in bytes (16 bits \leftarrow 8 bits \times 8 bits)

rr	Code r			
WA	001			
BC	011			
DE	101			
HL	111			
IX	C7H : F0H			
IY	C7H : F4H			
IZ	C7H : F8H			
SP	<u>C7H</u> : <u>FCH</u>			
	1st byte 2nd byte			

Operation size in words (32 bits \leftarrow 16 bits \times 16 bits)

rr	Code r
XWA	000
XBC	001
XDE	010
XHL	011
XIX	100
XIY	101
XIZ	110
XSP	111

^{*1} Any other word registers can be specified in the same extension coding as those for IX to SP.

^{*2} Any other long word registers can be specified in the extension coding.

NEG dst

<Negate>

Operation: $dst \leftarrow 0 - dst$

Description: Decrements 0 by the contents of dst and loads the result to dst.

(Twos complement)

Details:

		Size		Mnemonic					Code					
	Byte	Word	Long word											_
-														
	0	0	×	NEG	r	1	1	0	Z	1		r		
						0	0	0	0	0	1	1	1	

Flags:

S = MSB value of the result is set.

Z = 1 is set when the result is 0, otherwise 0.

H = 1 is set when a borrow from bit 3 to bit 4 occurs as a result, otherwise 0.


V = 1 is set when an overflow occurs as a result, otherwise 0.

N = 1 is set.

C=1 is set when a borrow from the MSB occurs as a result, otherwise 0.

Execution example: NEG IX

When the IX register = 0002H, execution sets the IX register to FFFEH.



NOP

<No Operation>

Operation: None.

Description: Does nothing but moves execution to the next instruction. The object code of this


instruction is 00H.

Details:

Mnemonic Code

NOP 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0

Flags:



S = No change

Z = No change

H = No change

V = No change

N = No change

OR dst, src

Logical OR>

Operation: $dst \leftarrow dst OR src$

Description: Ors the contents of dst with those of src and loads the result to dst.

7.	ruth	tab	\sim
(1	ıuuı	เลม	ıc

Α	В	A or B
0	0	0
0	1	1
1	0	1
1	1	1

Details:

	Size		Mnemonic		Code
Byte	Word	Long word			
0	0	0	OR	R, r	1 1 z z 1 r 1 1 1 0 0 R
0	0	0	OR	r, #	1 1 z z 1 r 1 1 0 0 1 1 1 0 #<7:0> #<15:8>
					#<31:24>
0	0	0	OR	R, (mem)	1 m z z m m m m 1 1 1 0 0 R
0	0	0	OR	(mem), R	1 m z z m m m m 1 1 1 0 1 R
0	0	×	OR <w></w>	(mem), #	1 m 0 z m m m m 0 0 1 1 1 1 1 0 #<7:0>
					#<15:8>

Flags:

S = MSB value of the result is set.

Z = 1 is set when the result is 0, otherwise 0.

H = 0 is set.

V = 1 is set when the parity (number of 1s) of the result is even, 0 when odd.

When the operand is 32-bit, an undefined value is set.

N = Cleared to 0.

C = Cleared to 0.

Execution example:

OR HL, IX

When the HL register = 7350H and the IX register is 3456H, execution sets

the HL register to 7756H.

0111 0011 0101 0000 \leftarrow HL register (before execution)

OR) 0011 0100 0101 0110 \leftarrow IX register (before execution)

0111 0111 0101 0110 \leftarrow HL register (after execution)

ORCF num, src <OR Carry Flag>

Operation: $CY \leftarrow CY \ OR \ src<num>$

Description: Ors the contents of the carry flag with those of bit num of src and loads the result

to the carry flag.

Details:

de			
Τ.	ı		
1		r	
0	0	0	1
	#	4	
1		r	
1	0	0	1
m	m	m	m
1		#3	
m	m	m	m
1	0	0	1
2)	2 1 0 0 0 2 1 0 1 m 0 1	2 1	2 1 r 0 0 0 0 0 # 4 2 1 r 0 1 0 0

Note:

When bit num is specified by the A register, the value of the lower 4 bits of the A register is used as bit num. When the operand is a byte and the value of the lower bits of bit num is from 8 to 15, the result is undefined.

Flags:

S	\mathbf{Z}	Η	V	N	C
-	_	_	_	_	*

S = No change

Z = No change

H = No change


V = No change

N = No change

C = The result of or-ing the contents of the carry flag with those of bit num of src is set.

Execution example: ORCF 6, (100H)

When the contents of memory at address 100H = 01000000B (binary) and the carry flag = 0, execution sets the carry flag to 1.



PAA dst

<Pointer Adjust Accumulator>

Operation: if dst < LSB > = 1 then $dst \leftarrow dst + 1$


Description: Increments dst by 1 when the LSB of dst is 1. Does nothing when the LSB of dst is

Used to make the contents of dst even. With the TLCS-900 series, when accessing 16- or 32-bit data in memory, if the data are loaded from an address starting with an even number, the number of bus cycles is 1 less than that of the data loaded from an address starting with an odd number.

Details:

	Size		Mnemonic		Code
Byte	Word	Long word			
×	0	0	PAA	r	1 1 z z 1 r
					0 0 0 1 0 1 0 0

Flags:



S = No change

Z = No change

H = No change

V = No change

N = No change

PAA XIZ Execution example:

When the XIZ register = 00234567H, execution increments the XIZ

register by 1 so that it becomes 00234568H.

POP dst

<Pop>

Operation: $dst \leftarrow (XSP+)$ [In bytes : $dst \leftarrow (XSP)$, $XSP \leftarrow XSP+1$ In words : $dst \leftarrow (XSP)$, $XSP \leftarrow XSP+2$ In long words : $dst \leftarrow (XSP)$, $XSP \leftarrow XSP+4$

Description: First loads the contents of memory address specified by the stack pointer XSP to

dst. Then increments the stack pointer XSP by the number of bytes in the

operand.

Details:

	Size		Mnemonic					(Code	•			
Byte	Word	Long word											
0	×	×	POP	F	() ()	0	1	1	0	0	1
					T								
0	×	×	POP	Α	() ()	0	1	0	1	0	1
					_						1		
×	0	0	POP	R	()	1	0	S	1		R	
					T		- 1			1			
0	0	0	POP	r	<u> </u>	<u> </u>	1	Z	Z	1		r	
					() ()	0	0	0	1	0	1
					т								
0	0	×	POP <w></w>	(mem)	<u> </u>	l r	n	1	1	m	m	m	m
					() ()	0	0	0	1	Z	0

Flags:

S = No change

Z = No change

H = No change

V = No change

N = No change

C N 1


C = No change

Note: Executing POP F changes all flags.

TOSHIBA TLCS-900/L1 CPU

Execution example: POP IX

When the stack pointer XSP = 0100H, the contents of address 100H = 56H, and the contents of address 101H = 78H, execution sets the IX register to 7856H and the stack pointer XSP to 0102H.



POP SR <Pop SR>

Operation: $SR \leftarrow (XSP+)$


Description: Loads the contents of the address specified by the stack pointer XSP to status

register. Then increments the contents of the stack pointer XSP by 2.

Details:

	Size)	Mnemonic				(Code	:			
Byt	e Wor	d Long word										
										-	-	
×	0	×	POP	SR	0	0 1	0	0	0	0	1	1 1

Flags:



Note1: Please execute this instruction during DI condition.

The timing for executing this instruction is delayed by several states than that for fetching the instruction. This is because an instruction queue (4 bytes) and

pipeline processing method is used.

Note2: The minimum mode is not supported for 900/L1. Therefor, the SR<MAX> register

must be set to 1 by this instruction.

PUSH SR

<Push SR>

Operation: $(-XSP) \leftarrow SR$


Description: Decrements the contents of the stack pointer XSP by 2. Then loads the contents of

status register to the memory address specified by the stack pointer XSP.

Details:

	Size		Mnemonic		Code
Byte	Word	Long word			
×	0	×	PUSH	SR	0,0,0,0,0,0,1,0

Flags:



S = No change

Z = No change

H = No change

V = No change

N = No change

C = No change

PUSH src

<Push>

 $\text{Operation:} \quad (-XSP) \leftarrow \text{src} \quad \big[\quad \text{In bytes} \\ \qquad : XSP \leftarrow XSP - 1, (XSP) \leftarrow \text{src} \\$

In words : $XSP \leftarrow XSP - 2$, $(XSP) \leftarrow src$ In long words : $XSP \leftarrow XSP - 4$, $(XSP) \leftarrow src$

Description: Decrements the stack pointer XSP by the byte length of the operand.

Then loads the contents of src to the memory address specified by the stack pointer

XSP.

Details:

	Size		Mnemonic					Code)			
Byte	Word	Long word										
0	×	×	PUSH	F	() 0	0	1	1	0	0	0
0	×	×	PUSH	Α	C	0	0	1	0	1	0	0
×	0	0	PUSH	R	C	0 0	1	s	1		R	
0	0	0	PUSH	r	1	l 1	z	Z	1		r	
						0 0	0	0	0	1	0	0
0	0	×	PUSH <w></w>	#	(0 (0	0	1	0	Z	1
								#<7	7:0>			
					L			#<1	5:8>			
0	0	×	PUSH <w></w>	(mem)	1	l m	0	z	m	m	m	m
					C	0	0	0	0	1	0	0

Flags:

S = No change

Z = No change

H = No change


V = No change

N = No change

C = No change

Execution example: PUSH HL

When the stack pointer XSP=0100H and the HL register = 1234H, execution changes address 00FEH to 34H, address 00FFH to 12H, and sets the stack pointer XSP to 00FEH.



RCF

<Reset Carry Flag>

Operation: $CY \leftarrow 0$

Description: Resets the carry flag to 0.

Details:

Mnemonic Code

RCF 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0

Flags: S Z

S Z H V N C
- - 0 - 0 0

S = No change

Z = No change

H = Reset to 0.

V = Reset to 0.

N = No change

C = Reset to 0.

RES num, dst ">Reset>

Operation: $dst < num > \leftarrow 0$

Description: Resets bit num of dst to 0.

Details:

		Size		Mnemonic					Code				
B	yte	Word	Long word										
	0	0	×	RES	#4, r	1	1	0	z	1		r	
						0	0	1	1	0	0	0	0
						0	0	0	0		#	4	
	0	×	×	RES	#3, (mem)	1	m	1	1	m	m	m	m
						1	0	1	1	0		#3	

Flags:

\mathbf{S}	\mathbf{Z}	Η	V	N	\mathbf{C}
_	-	-	1	_	ı

S = No change

Z = No change

H = No change


V = No change

N = No change

C = No change

Execution example: RES 5, (100H)

When the contents of memory at address 100H = 00100111B (binary), execution sets the contents to 00000111B (binary).



RET condition

<Return>

Operation: If cc is true, then the 32-bit $PC \leftarrow (XSP)$, $XSP \leftarrow XSP + 4$.


Description: Pops the return address from the stack area to the program counter when the

operand condition is true.

Details:

Mnemonic	Code
RET	0 0 0 0 1 1 1 0
RET cc	1 1 0 1 1 1 1 0 1 0 1 0 1 0

Flags:



S = No change

Z = No change

H = No change

V = No change

N = No change

C = No change

Execution example: RET

When the stack pointer XSP = 0FCH and the contents of memory at

address 0FCH = 9000H (long word data), execution sets the stack pointer $\,$

XSP to 100H and jumps (returns) to address 9000H.

RETD num

<Return and Deallocate>

Operation: 32-bit PC \leftarrow (XSP), XSP \leftarrow XSP + 4, XSP \leftarrow XSP + num

Description: Pops the return address from the stack area to the program counter. Then

increments the stack pointer XSP by signed num.

Details:

RETD d16 0 0 0 0 1 1 1 1 1 d<7:0> d<15:8>

Flags:

$_{\rm S}$	\mathbf{Z}	Η	V	N	С
_	-	_	1	_	_

S = No change

Z = No change

H = No change

V = No change


N = No change

C = No change

Execution example: RETD 8

When the stack pointer XSP = 0FCH and the contents of memory at address 0FCH = 9000H (long word data) in minimum mode, execution sets the stack pointer XSP to 0FCH + 4 + 8 \rightarrow 108H and jumps (returns) to address 9000H.

Usage of the RETD instruction is shown below. In this example, the 8-bit parameter is pushed to the stack before the subroutine call. After the subroutine processing complete, the used parameter area is deleted by the RETD instruction.



RETI

<Return from Interrupt>

Operation: $SR \leftarrow (XSP)$, 32-bit $PC \leftarrow (XSP + 2)$, $XSP \leftarrow XSP + 6$

After the above operation is executed, the 900/L1 decrement a value of interrupt nesting counter INTNEST by 1.

Description: Pops data from the stack area to status register and program counter.

After the above operation is executed, the 900/L1 decrement a value of interrupt nesting counter INTNEST by 1.

Details:

Mnemonic Code

RETI 0 1 0 1 0 1 0 1 1 1 1 1

Flags:

S =The value popped from the stack area is set.

Z = The value popped from the stack area is set.

H = The value popped from the stack area is set.

V = The value popped from the stack area is set.

N = The value popped from the stack area is set.

C = The value popped from the stack area is set.


RL num, dst Rotate Left

Operation: $\{CY \& dst \leftarrow left \text{ rotates the value of } CY \& dst\}$ Repeat num

Description: Rotates left the contents of the linked carry flag and dst.

Repeats the number of times specified in num.

Description figure:



Details:

	Size		Mnemonic					Code				
Byte	Word	Long word										
0	0	0	RL	#4, r	1	1	Z	Z	1		r	
					1	1	1	0	1	0	1	0
					0	0	0	0		#	4	
0	0	0	RL	A, r	1	1	z	Z	1		r	
					1	1	1	1	1	0	1	0
0	0	×	RL <w></w>	(mem)	1	m	0	z	m	m	m	m
					0	1	1	1	1	0	1	0

Note: When the number of rotates is specified by the A register, the value of the lower 4

bits of the A register is used. Specifying 0 rotates 16 times.

When dst is memory, rotating is performed only once.

Flags:

S = MSB value of dst after rotate is set.

Z = 1 is set when the contents of dst after rotate is 0, otherwise 0.

H = Reset to 0.

V = 1 is set when the parity (number of 1s) of dst is even after rotate, otherwise 0. If the perand is 32 bits, an undefined value is set.

N = Reset to 0.

C =The value after rotate is set.

Execution example: RL 4, HL

When the HL register = 6230H and the carry flag = 1, execution sets the

HL register to 230BH and the carry flag to 0.

RLC num, dst


<Rotate Left without Carry>

Operation: $\{CY \leftarrow dst < MSB >, dst \leftarrow left rotate value of dst\}$ Repeat num

Description: Loads the contents of the MSB of dst to the carry flag and rotates left the contents

of dst. Repeats the number of times specified in num.

Description figure:



Details:

		Size		Mnemonic						Code)			
_	Byte	Word	Long word											
	0	0	0	RLC	#4, r	•	1	1	z	Z	1		r	
							1	1	1	0	1	0	0	0
							0	0	0	0		#	4	
	0	0	0	RLC	A, r	•	1	1	z	Z	1		r	
						•	1	1	1	1	1	0	0	0
						•								
	0	0	×	RLC <w></w>	(mem)	•	1	m	0	z	m	m	m	m
						•	0	1	1	1	1	0	0	0

Note: When the number of rotates is specified by the A register, the value of the lower 4

bits of the A register is used. Specifying 0 rotates 16 times.

When dst is memory, rotating is performed only once.

Flags:

S = MSB value of dst after rotate is set.

Z = 1 is set when the contents of dst after rotate is 0, otherwise, 0.

H = Reset to 0.

V = 1 is set when the parity (number of 1s) of dst is even after rotate.

If the operand is 32 bits, an undefined value is set.

N = Reset to 0.

C = MSB value of dst before the last rotate is set.

Execution example: RLC 4, HL

When the HL register = 1230H, execution sets the HL register to 2301H

and the carry flag to 1.

RLD dst1, dst2

<Rotate Left Digit>

Operation: $dst1<3:0> \leftarrow dst2<7:4>, dst2<7:4> \leftarrow dst2<3:0>, dst2<3:0> \leftarrow dst1<3:0>$

Description: Rotates left the lower 4 bits of dst1 and the contents of dst2 in units of 4 bits.

Description figure:



Details:

		Size		Mnemonic					Code)			
_	Byte	Word	Long word										
_													
	0	×	×	RLD	[A,] (mem)	1	m	0	0	m	m	m	m
						0	0	0	0	0	1	1	0

Flags:

S = MSB value of the A register after rotate is set.

Z = 1 is set when the contents of the A register after the rotate are 0, otherwise 0.

H = Reset to 0.

V = 1 is set when the parity (number of 1s) of the A register is even after the rotate, otherwise 0.

N =Reset to 0.

C = No change

Execution example: RLD A, (100H)

When the A register = 12H and the contents of memory at address 100H = 34H, execution sets the A register to 13H and the contents of memory at address 100H to 42H.

RR num, dst


<Rotate Right>

Operation: $\{CY \& dst \leftarrow right \text{ rotates the value of } CY \& dst\}$ Repeat num

Description: Rotates right the linked contents of the carry flag and dst.

Repeats the number of times specified in num.

Description figure:



Details:

	Size		Mnemonic					Code	•			
 Byte	Word	Long word										
					1 .				1 ,	l		
0	0	0	RR	#4, r	1	1	Z	Z	1		r	
					1	1	1	0	1	0	1	1
					0	0	0	0		#	4	
0	0	0	RR	A, r	1	1	z	z	1		r	
					1	1	1	1	1	0	1	1
0	0	×	RR <w></w>	(mem)	1	m	0	z	m	m	m	m
					0	1	1	1	1	0	1	1

Note:

When the number of rotates is specified by the A register, the value of the lower 4 bits of the A register is used. Specifying 0 rotates 16 times. When dst is memory, rotating is performed only once.

Flags:

S = MSB value of dst after rotate is set.

Z = 1 is set when the contents of dst after rotate is 0, otherwise 0.

H = Reset to 0.

V = 1 is set when the parity (number of 1s) of dst is even after the rotate, otherwise 0. If the operand is 32 bits, an undefined value is set.

N =Reset to 0.

C = The value after rotate is set.

Execution example: RR 4, HL

When the HL register = 6230H and the carry flag = 1, execution sets the

HL register to 1623H and the carry flag to 0.

RRC num, dst


<Rotate Right without Carry>

Operation: $\{CY \leftarrow dst < LSB >, dst \leftarrow right rotate value of dst\}$ Repeat num

Loads the contents of the LSB of dst to the carry flag and rotates the contents of Description:

dst to the right. Repeats the number of times specified in num.

Description figure:



Details:

	Size		Mnemonic					Code				
Byte	Word	Long word										
					1 .		l					
0	0	0	RRC	#4, r	1	1	Z	Z	1		r	
					1	1	1	0	1	0	0	1
					0	0	0	0		#	4	
0	0	0	RRC	A, r	1	1	z	z	1		r	
					1	1	1	1	1	0	0	1
0	0	×	RRC <w></w>	(mem)	1	m	0	z	m	m	m	m
					0	1	1	1	1	0	0	1

Note:

When the number of rotates num is specified by the A register, the value of the lower 4 bits of the A register is used as the number of rotates.

Specifying 0 rotates 16 times. When dst is memory, rotating is only once.

Flags:

S = MSB value of dst after rotate is set.

Z = 1 is set when the contents of dst after rotate is 0, otherwise 0.

H = Reset to 0.

V = 1 is set when the parity (number of 1s) of dst is even after rotate, otherwise 0.

If the operand is 32 bits, an undefined value is set.

N = Reset to 0.

C = MSB value of dst before the last rotate is set.

Execution example: RRC 4, HL

When the HL register = 1230H, execution sets the HL register to 0123H

and the carry flag to 0.


RRD dst1, dst2

<Rotate Right Digit>

Operation: $dst1<3:0> \leftarrow dst2<3:0>, dst2<7:4> \leftarrow dst1<3:0>, dst2<3:0> \leftarrow dst2<7:4>$

Description: Rotates right the lower 4 bits of dst1 and the contents of dst2 in units of 4 bits.

Description figure:



Details:

		Size		Mnemonic					Code)			
_	Byte	Word	Long word										
	0	×	×	RRD	[A,](mem)	1	m	0	0	m	m	m	m
						0	0	0	0	0	1	1	1

Flags:

S = MSB value of the A register after rotate is set.

Z=1 is set when the contents of the A register after rotate is 0, otherwise 0.

H = Reset to 0.

V = 1 is set when the parity (number of 1s) of the A register is even after rotate, otherwise 0.

N =Reset to 0.

C = No change

Execution example: RRD A, (100H)

When the A register = 12H and the contents of memory at address 100H = 34H, execution sets the A register to 14H and the contents of memory at address 100H to 23H.

SBC dst, src

<Subtract with Carry>

Operation: $dst \leftarrow dst - src - CY$

Description: Subtracts the contents of src and the carry flag from those of dst, and loads the

result to dst.

Details:

	Size		Mnemonic		Code
Byte	Word	Long word			
0	0	0	SBC	R, r	1 1 z z 1 r 1 0 1 1 0 R
0	0	0	SBC	r, #	1 1 z z 1 r 1 1 0 0 1 0 1 1 #<7:0> #<15:8>
					#<31:24>
0	0	0	SBC	R, (mem)	1 m z z m m m m 1 0 1 1 0 R
0	0	0	SBC	(mem), R	1 m z z m m m m 1 0 1 1 1 R
0	0	×	SBC <w></w>	(mem), #	1 m 0 z m m m m 0 0 1 1 1 0 1 1 #<7:0>

Flags:

S = MSB value of the result is set.

Z = 1 is set when the result is 0, otherwise 0.

H = 1 is set when a borrow from bit 3 to bit 4 occurs as a result, otherwise 0.

When the operand is 32 bits, an undefined value is set.

V=1 is set when an overflow occurs as a result, otherwise 0.


N = 1 is set.

C = 1 is set when a borrow from the MSB occurs as a result, otherwise 0.

TOSHIBA TLCS-900/L1 CPU

Execution example: SBC HL, IX

When the HL register is 7654H, the IX register = 5000H, and the carry flag = 1, execution sets the HL register to 2653H.



SCC condition, dst

<Set Condition Code>

Operation: If cc is true, then $dst \leftarrow 1$ else $dst \leftarrow 0$.

Description: Loads 1 to dst when the operand condition is true; when false, 0 is loaded to dst.

Details:

		Size		Mnemonic					Code	•			
_	Byte	Word	Long word										
	0	0	×	SCC	cc, r	1	1	0	z	1		r	
						0	1	1	1		С	С	

Flags:

\mathbf{S}	\mathbf{Z}	Η	V	N	С
-	ı	ı	ı	_	_

S = No change

Z = No change

H = No change

V = No change

N = No change

C = No change

Execution example: SCC OV, HL

When the contents of the V flag = 1, execution sets the HL register to

0001H.

SCF

<Set Carry Flag>

Operation: $CY \leftarrow 1$

Description: Sets the carry flag to 1.

Details:

Mnemonic Code

SCF 0 0 0 1 1 0 0 0 1

Flags: S Z H

S = No change

Z = No change

H = Reset to 0.

V = No change

N = Reset to 0.

C = Set to 1.

SET num, dst <set>

Operation: $dst < num > \leftarrow 1$

Description: Sets bit num of dst to 1.

Details:

	Size		Mnemonic		Code							
 Byte	Word	Long word										
0	0	×	SET	#4, r	1	1	0	z	1		r	
					0	0	1	1	0	0	0	1
					0	0	0	0		#	4	
0	×	×	SET	#3, (mem)	1	m	1	1	m	m	m	m
					1	0	1	1	1		#3	

Flags:

S	\mathbf{Z}	Η	V	N	C
_	ı	ı	ı	_	_

S = No change

Z = No change

H = No change


V = No change

N = No change

C = No change

Execution example: SET 5, (100H)

When the contents of memory at address 100H = 00000000B (binary), execution sets the contents of memory at address 100H to 00100000B (binary).



SLA num, dst


<Shift Left Arithmetic>

Operation: $\{CY \leftarrow dst \le MSB >, dst \leftarrow left shift value of dst, dst \le LSB > \leftarrow 0\}$ Repeat num

Description: Loads the contents of the MSB of dst to the carry flag, shifts left the contents of dst,

and loads 0 to the LSB of dst. Repeats the number of times specified in num.

Description chart:



Details:

	Size		Mnemonic		Code							
Byte	Word	Long word										
0	0	0	SLA	#4, r	1	1	z	z	1		r	
				,	1	1	1	0	1	1	0	0
					0	0	0	0		#	4	
0	0	0	SLA	A, r	1	1	z	z	1		r	
					1	1	1	1	1	1	0	0
0	0	×	SLA <w></w>	(mem)	1	m	0	z	m	m	m	m
					0	1	1	1	1	1	0	0

Note:

When the number of shifts, num, is specified by the A register, the value of the lower 4 bits of the A register is used. Specifying 0 shifts 16 times. When dst is memory, shifting is performed only once.

Flags:

S = MSB value of dst after shift is set.

Z = 1 is set when the contents of dst after shift is 0, otherwise 0.

H = Reset to 0.

V = 1 is set when the parity (number of 1s) of dst is even after shifting, otherwise 0. If the operand is 32 bits, an undefined value is set.

N = Reset to 0.

C = MSB value of dst before the last shift is set.

Execution example: SLA 4, HL

When the HL register = 1234H, execution sets the HL register to 2340H

and the carry flag to 1.

SLL num, dst


<Shift Left Logical>

Operation: $\{CY \leftarrow dst \le MSB >, dst \leftarrow left shift value of dst, dst \le LSB > \leftarrow 0\}$ Repeat num

Description: Loads the contents of the MSB of dst to the carry flag, shifts left the contents of dst,

and loads 0 to the MSB of dst. Repeats the number of times specified in num.

Description chart:



Details:

	Size		Mnemonic		Code							
Byte	Word	Long word										
0	0	0	SLL	#4, r	1	1	z	z	1		r	
					1	1	1	0	1	1	1	0
					0	0	0	0		#	4	
0	0	0	SLL	A, r	1	1	Z	Z	1		r	
					1	1	1	1	1	1	1	0
0	0	×	SLL <w></w>	(mem)	1	m	0	z	m	m	m	m
					0	1	1	1	1	1	1	0

Note:

When the number of shifts, num, is specified by the A register, the value of the lower 4 bits of the A register is used. Specifying 0 shifts 16 times. When dst is memory, shifting is performed only once.

Flags:

S = MSB value of dst after shift is set.

Z = 1 is set when the contents of dst after shift is 0, otherwise 0.

H = Reset to 0

V = 1 is set when the parity (number of 1s) of dst is even after shifting, otherwise 0. If the operand is 32 bits, an undefined value is set.

N = Reset to 0.

C = MSB value of dst before the last shift is set.

Execution example: SLL 4, HL

When the HL register = 1234H, execution sets the HL register to 2340H

and the carry flag to 1.

SRA num, dst


<Shift Right Arithmetic>

Operation: $\{CY \leftarrow dst \le MSB >, dst \leftarrow right shift value of dst, dst \le MSB > is fixed\}$ Repeatnum

 $Description: \quad Loads \ the \ contents \ of \ the \ LSB \ of \ dst \ to \ the \ carry \ flag \ and \ shifts \ right \ the \ contents$

of dst (MSB is fixed). Repeats the number of times specified in num.

Description chart:



Details:

	Size		Mnemonic		Code								
Byte	Word	Long word											
0	0	0	SRA	#4, r		1	1	Z	z	1		r	
					L	1	1	1	0	1	1	0	0
						0	0	0	0		#	4	
					_								
0	0	0	SRA	A, r		1	1	Z	z	1		r	
						1	1	1	1	1	1	0	1
0	0	×	SRA <w></w>	(mem)		1	m	0	z	m	m	m	m
						0	1	1	1	1	1	0	1

Note:

When the number of shifts, num, is specified by the A register, the value of the lower 4 bits of the A register is used. Specifying 0 shifts 16 times. When dst is memory, shifting is performed only once.

Flags:

S = MSB value of dst after shift is set.

Z = 1 is set when the contents of dst after shift is 0, otherwise 0.

H = Reset to 0.

V = 1 is set when the parity (number of 1s) of dst is even after shift, otherwise 0. If the operand is 32 bits, an undefined value is set.

N = Reset to 0.

C = LSB value of dst before the last shift is set.

Execution example: SRA 4, HL

When the HL register = 8230H, execution sets the HL register to F823H and the carry flag to 0.

SRL num, dst


<Shift Right Logical>

Operation: $\{CY \leftarrow dst \leq LSB >, dst \leftarrow right shift value of dst, dst \leq MSB > \leftarrow 0\}$ Repeat num

Description: Loads the contents of the LSB of dst to the carry flag, shifts right the contents of

dst, and loads 0 to the MSB of dst. Repeats the number of times specified in num.

Description chart:



Details:

	Size		Mnemonic					Code	•			
Byte	Word	Long word										
0	0	0	SRL	#4, r	1	1	Z	z	1		r	
					1	1	1	0	1	1	1	1
					0	0	0	0		#	4	
0	0	0	SRL	A, r	1	1	z	z	1		r	
					1	1	1	1	1	1	1	1
0	0	×	SRL <w></w>	(mem)	1	m	0	z	m	m	m	m
					0	1	1	1	1	1	1	1

Note:

When the number of shifts, num, is specified by the A register, the value of the lower 4 bits of the A register is used. Specifying 0 shifts 16 times. When dst is memory, shifting is performed only once.

Flags:

S = MSB value of dst after shift is set.

Z = 1 is set when the contents of dst after shift is 0, otherwise 0.

H = Reset to 0.

V = 1 is set when the parity (number of 1s) of dst is even after shift, otherwise 0. If the operand is 32 bits, an undefined value is set.

N =Reset to 0.

C = LSB value of dst before the last shift is set.

Execution example: SRL 4, HL

When the HL register = 1238H, execution sets the HL register to 0123H

and the carry flag to 1.

STCF num, dst

<Store Carry Flag>

Operation: $dst < num > \leftarrow CY$

Description: Loads the contents of the carry flag to bit num of dst.

Details:

	Size		Mnemonic					Code				
Byte	Word	Long word										
0	0	×	STCF	#4, r	1	1	0	z	1		r	
				,	0	0	1	0	0	1	0	0
					0	0	0	0		#	4	
0	0	×	STCF	A, r	1	1	0	z	1		r	
					0	0	1	0	1	1	0	0
0	×	×	STCF	#3, (mem)	1	m	1	1	m	m	m	m
					1	0	1	0	0		#3	
0	×	×	STCF	A, (mem)	1	m	1	1	m	m	m	m
					0	0	1	0	1	1	0	0

Note:

When bit num is specified by the A register, the value of the lower 4 bits of the A register is used. When the operand is a byte and the value of the lower 4 bits of bit num is from 8 to 15, the operand value does not change.

Flags:

\mathbf{S}	\mathbf{Z}	Н	V	Ν	C
-	-	_	-	-	-

S = No change

Z = No change

H = No change

V = No change


v – 110 change

N = No change

C = No change

Execution example: STCF 5, (100H)

When the contents of memory at address 100H = 00H and the carry flag = 1, execution sets the contents of memory at address 100H to 00100000B (binary).



SUB dst, src <Subtract>

Operation: $dst \leftarrow dst - src$

Description: Subtracts the contents of src from those of dst and loads the result to dst.

Details:

	Size		Mnemonic		Code
Byte	Word	Long word			
0	0	0	SUB	R, r	1 1 z z 1 r
					1 0 1 0 0 R
0	0	0	SUB	r, #	1 1 z z 1 r
					1 1 0 0 1 0 1 0
					#<7:0>
					#<15:8>
					#<23:16>
					#<31:24>
0	0	0	SUB	R, (mem)	1 m z z m m m m
					1 0 1 0 0 R
0	0	0	SUB	(mem), R	1 m z z m m m m
					1 0 1 0 1 R
			0115 141	, , , , , ,	
0	0	×	SUB <w></w>	(mem), #	1 m 0 z m m m m
					0 0 1 1 1 0 1 0
					#<7:0>
					#<15:8>

TOSHIBA TLCS-900/L1 CPU

Flags:

S = MSB value of the result is set.

Z = 1 is set when the result is 0, otherwise 0.

H = 1 is set when a borrow from bit 3 to bit 4 occurs as a result, otherwise 0.

When the operand is 32 bits, an undefined value is set.

V = 1 is set when an overflow occurs as a result, otherwise 0.


N = 1 is set.

C = 1 is set when a borrow from MSB occurs as a result, otherwise 0.

Execution example: SUB HL, IX

When the HL register = 7654H and the IX register = 5000H, execution sets

the HL register to 2654H.



SWI num

<Software Interrupt>

Operation:

- 1) $XSP \leftarrow XSP 6$
- 2) $(XSP) \leftarrow SR$
- 3) $(XSP + 2) \leftarrow 32 \text{ bit PC}$
- 4) $PC \leftarrow (Address refer to vector + num \times 4)$

Note: Address refer to vector is defined for each product.

Description:

Saves to the stack area the contents of the status register and contents of the program counter which indicate the address next to the SWI instruction. Finally, jumps to vector is indicated address refer to vector.

Details:

Note 1: A value from 0 to 7 can be specified as the operand value. When the

operand coding is omitted, SWI 7 is assumed.

Note 2: The status register structure is as shown below.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
SYSM	IFF2	IFF1	IFF0	MAX	RFP2	RFP1	RFP0	S	Z	0	Н	0	٧	Ν	С	ĺ

Flags:


S	Z	<u>H</u>	V	N	С
_	_	_	_	_	_


- S = No change
- Z = No change
- H = No change
- V = No change
- N = No change
- C = No change

TCS-900/L1 CPU

Execution example: SWI 5

When the stack pointer XSP = 100H, the status register = 8800H, executing the above instruction at memory address 8400H writes the contents of the previous status register 8800H in memory address 00FAH, and the contents of the program counter 00008401H in memory address 00FCH, then jumps to address FFFF20H.





TSET num, dst

<Test and Set>

Operation: $Z \text{ flag} \leftarrow \text{inverted value of dst < num>}$

 $dst < num > \leftarrow 1$

Description: Loads the inverted value of the bit num of dst to the Z flag.

Then the bit num of dst is set to 1.

Details:

		;	Code					Mnemonic		Size	
									Long word	Word	Byte
r		1	Z	Z	1	1	#4, r	TSET	×	0	0
1 0 0	1	0	1	1	0	0					
# 4	#		0	0	0	0					
m m m	m	m	1	1	m	1	#3, (mem)	TSET	×	×	0
#3		1	0	1	0	1					
		m	1 0	1	0 m	1 0 0					

Flags:

\mathbf{S}	Z	Η	V	N	\mathbf{C}
×	*	1	×	0	_

S = An undefined value is set.

Z =The inverted value of the src <num> is set.

H = Set to 1

V = An undefined value is set.

N =Set to 0

C = No change

Execution example:

When the contents of memory at address 100H = 00100000B (binary), TSET 3, (100H) execution sets the Z flag to 1, the contents of memory at address 100H = 00101000B (binary).



UNLK dst <unlink>

Operation: $XSP \leftarrow dst, dst \leftarrow (XSP+)$

Description: Loads the contents of dst to the stack pointer XSP, then pops long word data from

the stack area to dst. Used paired with the Link instruction.

Details:

		Size		Mnemonic		Code
	Byte	Word	Long word			
_						
	×	×	0	UNLK	r	1 1 1 1 1 0 1 1 1 1 1 1
						0 , 0 , 0 , 0 , 1 , 1 , 0 , 1

Flags:

\mathbf{S}	\mathbf{Z}	Η	V	N	\mathbf{C}
-	-	_	-	_	_

S = No change

Z = No change

H = No change

V = No change

N = No change

C = No change

Execution example: UNLK XIZ

As a result of executing this instruction after executing the Link instruction, the stack pointer XSP and the XIZ register revert to the same values they had before the Link instruction was executed. (For details of

the Link instruction, see page 101)

XOR dst, src Exclusive OR>

Operation: $dst \leftarrow dst \; XOR \; src$

Description: Exclusive ors the contents of dst with those of src and loads the result to dst.

(Truth table)

Α	В	A XOR B
0	0	0
0	1	1
1	0	1
1	1	0

Details:

	Size		Mnemonic		Code	
Byte	Word	Long word				
0	0	0	XOR	D -	1 1 z z 1 r	
O	0	O	XUK	R, r		\dashv
					1 1 0 1 0 R	
					T T . T . T	\neg
0	0	0	XOR	r, #	1 1 z z 1 r	_
					1 1 0 0 1 1 0 1	_
					#<7:0>	
					#<15:8>	
					#<23:16>	
					#<31:24>	
						_
0	0	0	XOR	R, (mem)	1 m z z m m m m	ı
				,	1 1 0 1 0 R	٦
						_
0	0	0	XOR	(mem), R	1 m z z m m m m	٦
			λοι.	(1110111), 13	1 1 0 1 1 R	
					1 1 0 1 1 1	
0	0		XOR <w></w>	(mem), #	1 m 0 z m m m	\Box
O	0	×	XUR <w></w>	(mem), #		
					0 0 1 1 1 1 0 1	_
					#<7:0>	_
					#<15:8>	

Flags:

S = MSB value of the result is set.

Z = 1 is set when the result is 0, otherwise 0.

H = Reset to 0.

V = 1 is set when the parity (number of 1s) of dst is even as a result, otherwise 0. If the operand is 32 bits, an undefined value is set.

N = Cleared to 0.

C = Cleared to 0.

Execution example: XOR HL, IX

When the HL register = 7350H and the IX register = 3456H, execution sets

the HL register to 4706H.

0111 0011 0101 0000 \leftarrow HL register (before execution)

XOR) 0011 0100 0101 0110 \leftarrow IX register (before execution)

0100 0111 0000 0110 \leftarrow HL register (after execution)

XORCF num, src

<Exclusive OR Carry Flag>

Operation: $CY \leftarrow CY XOR src<num>$

Description: Exclusive ors the contents of the carry flag and bit num of src, and loads the result

to the carry flag.

Details:

Size			Mnemonic	Mnemonic				Code					
	Byte	Word	Long word										
	0	0	×	XORCF	#4, r	1	1	0	z	1		r	
					, .	0	0	1	0	0	0	1	0
						0	0	0	0		#	4	
	0	0	×	XORCF	A, r	1	1	0	z	1		r	
						0	0	1	0	1	0	1	0
	0	×	×	XORCF	#3, (mem)	1	m	1	1	m	m	m	m
						1	0	0	1	0		#3	
	0	×	×	XORCF	A, (mem)	1	m	1	1	m	m	m	m
						0	0	1	0	1	0	1	0

Note:

When bit num is specified by the A register, the value of the lower 4 bits of the A register is used. When the operand is a byte and the value of the lower 4 bits of bit num is from 8 to 15, the result is undefined.

Flags:

\mathbf{S}	\mathbf{Z}	Η	V	N	C
-	-	-	-	_	*

S = No change

Z = No change

H = No change


V = No change

N = No change

C = The value obtained by exclusive or-ing the contents of the carry flag with those of bit num of src is set.

Execution example: XORCF 6, (100H)

When the contents of memory at address 100H=01000000B (binary) and the carry flag = 1, execution sets the carry flag to 0.



TOSHIBA

ZCF

<Zero flag to Carry Flag>

Operation: $CY \leftarrow inverted value of Z flag$

Description: Loads the inverted value of the Z flag to the carry flag.

Details:

Mnemonic Code

ZCF 0 0 0 1 1 1 0 1 0 1 1 1 1

Flags:

S = No change

Z = No change

H = An undefined value is set.

V = No change N = Reset to 0.

C = The inverted value of the Z flag is set.

Execution example: ZCF

When the Z flag = 0, execution sets the carry flag to 1.



Appendix B Instruction Lists

• Explanation of symbols used in this document

1. Size

В	The operand size is in bytes (8 bits)
W	The operand size is in word (16 bits)
L	The operand size is in long word (32 bits)

2. Mnemonic

R	Eight general-purpose registers including 8/16/32-bit current bank registers.
	8 bit register: W, A, B, C, D, E, H, L
	16 bit register: WA, BC, DE, HL, IX, IY, IZ, SP
	32 bit register: XWA, XBC, XDE, XHL, XIX, XIY, XIZ, XSP
r	8/16/32-bit registers
cr	All 8/16/32-bit CPU control registers
	DMAS0 to 3, DMAD0 to 3, DMAC0 to 3, DMAM0 to 3, INTNEST
Α	A register (8 bits)
F	Flag registers (8 bits)
F'	Inverse flag registers (8 bits)
SR	Status registers (16 bits)
PC	Program Counter (in minimum mode, 16 bits; in maximum mode, 32 bits)
(mem)	8/16/32-bit memory data
mem	Effective address value
<w></w>	When the operand size is a word, W must be specified.
[]	Operands enclosed in square brackets can be omitted.
#	8/16/32-bit immediate data.
#3	3-bit immediate data: 0 to 7 or 1 to 8 · · · · · for abbreviated codes.
#4	4-bit immediate data: 0 to 15 or 1 to 16
d8	8-bit displacement: –80H to + 7FH
d16	16-bit displacement: -8000H to + 7FFFH
cc	Condition code
(#8)	Direct addressing : (00H) to (0FFH) · · · 256-byte area
(#16)	64K-byte area addressing : (0000H) to (0FFFFH)
\$	A start address of the instruction is located

3. Code

Z	The code crepresent the operand sizes.
	byte (8 bit) = 0
	word (16 bit) = 2
	long word (32 bit) = 4
ZZ	The code represent the operand sizes.
	byte (8 bit) = 00H
	word (16 bit) = 10H
	long word (32 bit) = 20H

4. Flag (SZHVNC)

_	Flag doesn't change.
*	Flag changes by executing instruction.
0	Flag is cleared to 0.
1	Flag is set to 1.
Р	Flag changes by executing instruction (It works as parity flag).
V	Flag changes by executing instruction (It works as overflow flag).
Х	An undefined value is set in flag.

5. Instruction length

Instruction length is represented in byte unit.

+#	adds immediate data length.
+M	adds addressing code length.
+#M	adds immediate data length and addressing code length.

6. State

Execution processing time of instruction are shown in order of 8 bit, 16 bit, 32 bit processing in status unit.

1 state = $2 \times 1/f_{FPH}$

• 900/L1 Instruction Lists (1/10)

(1) Load

Group	Size	M	nemonic	Codes (16 hex)	Function	SZHVNC	Length (byte)	State
LD	BWL	LD	R, r	C8 + zz + r	: 88 + R	$R \leftarrow r$		2	2. 2. 2
	BWL	LD	r, R	C8 + zz + r	: 98 + R	$r \leftarrow R$		2	2. 2. 2
	BWL	LD	r, #3	C8 + zz + r	: A8 + #3	r ← #3		2	2. 2. 2
	BWL	LD	R, #	20 + zz + R	:#	R ←#		1 + #	2. 3. 5
	BWL	LD	r, #	C8 + zz + r	: 03 : #	r ←#		2 + #	3. 4. 6
	BWL	LD	R, (mem)	80 + zz + mem	: 20 + R	$R \leftarrow (mem)$		2 + M	4. 4. 6
	BWL	LD	(mem), R	B0 + mem	: 40 + zz + R	$(mem) \leftarrow R$		2 + M	4. 4. 6
	BW-	LD <w></w>	(#8),#	08 + z	: #8 : #	(#8) ←#		2 + #	5. 6. –
	BW-	LD <w></w>	(mem), #	B0 + mem	: 00 + z : #	(mem) ← #		2 + M#	5. 6. –
	BW-	LD <w></w>	(#16), (mem)	80 + zz + mem	: 19 : #16	(#16) ← (mem)		4 + M	8. 8. –
	BW-	LD <w></w>	(mem), (#16)	B0 + mem	: 14 + z : #16	(mem) ← (#16)		4 + M	8. 8. –
PUSH	B	PUSH	F	18		(–XSP) ← F		1	3
	В	PUSH	Α	14		(–XSP) ← A		1	3
	-WL	PUSH	R	18 + zz + R		(–XSP) ← R		1	3. 5
	BWL	PUSH	r	C8 + zz + r	: 04	$(-XSP) \leftarrow r$		2	4. 4. 6
	BW-	PUSH <v< td=""><td>V> #</td><td>09 + z</td><td>: #</td><td>(–XSP) ← #</td><td></td><td>1 + #</td><td>4. 5. –</td></v<>	V> #	09 + z	: #	(–XSP) ← #		1 + #	4. 5. –
	BW-	PUSH <v< td=""><td>V> (mem)</td><td>80 + zz + mem</td><td>: 04</td><td>(–XSP) ← (mem)</td><td></td><td>2 + M</td><td>6. 6. –</td></v<>	V> (mem)	80 + zz + mem	: 04	(–XSP) ← (mem)		2 + M	6. 6. –
POP	В	POP	F	19		$F \leftarrow (XSP+)$	*****	1	4
	В	POP	Α	15		$A \leftarrow (XSP+)$		1	4
	-WL	POP	R	38 + zz + R		$R \leftarrow (XSP+)$		1	4. 6
	BWL	POP	r	C8 + zz + r	: 05	$r \leftarrow (XSP+)$		2	5. 5. 7
	BW-	POP <w< td=""><td>>(mem)</td><td>B0 + em</td><td>: 04 + z</td><td>$(mem) \leftarrow (XSP+)$</td><td></td><td>2 + M</td><td>7. 7. –</td></w<>	>(mem)	B0 + em	: 04 + z	$(mem) \leftarrow (XSP+)$		2 + M	7. 7. –
LDA	-WL	LDA	R, mem	B0 + mem	: 10 + zz + R	$R \leftarrow mem$		2 + M	4. 4
LDAR	-WL	LDAR	R, \$ + 4 + d16	F3:13:d16	: 20 + zz + R	R ← PC + d16		5	7. 7

(2) Exchange

Group	Size	Mnemonic	Codes (16 hex)	Function	SZHVNC	Length (byte)	State
EX	В	EX F, F'	16	$F \leftrightarrow F'$	*****	1	2
	BW-	EX R, r	C8 + zz + r : $B8 + R$	$R \leftrightarrow r$		2	3. 3. –
	BW-	EX (mem), R	80 + zz + mem : 30 + R	$(mem) \leftrightarrow R$		2 + M	6. 6. –
MIRR	-W-	MIRR r	D8 + r : 16	r<0:MSB> ← r <msb 0="" :=""></msb>		2	3

- 900/L1 Instruction Lists (2/10)
- (3) Load/Increment/Decrement & Compare Increment/Decrement Size

Group	Size	Mnemonic	Codes (16 hex)	Function	SZHVNC	Length (byte)	State
	BW-	LDI <w> [(XDE+), (XHL+)]</w>	83 + zz : 10	$(XDE+) \leftarrow (XHL+)$ BC \leftarrow BC - 1	0 0-	2	8. 8. –
	BW-	LDI <w> (XIX+), (XIY+)</w>	85 + zz : 10	$ \begin{array}{ccc} (XIX+) & \leftarrow (XIY+) \\ BC & \leftarrow BC-1 \end{array} $	0 0-	2	8. 8. –
	BW-	LDIR <w> [(XDE+), (XHL+)]</w>	83 + zz : 11	repeat $ (XDE+) \leftarrow (XHL+) \\ BC \leftarrow BC-1 \\ until BC=0 $	000-	2	7n + 1
1.Dom	BW-	LDIR <w> (XIX+), (XIY+)</w>	85 + zz : 11	repeat $(XIX+) \leftarrow (XIY+)$ BC \leftarrow BC - 1 until BC = 0	000-	2	7n + 1
LDxx	BW-	LDD <w> [(XDE-), (XHL-)]</w>	83 + zz : 12	$(XDE-) \leftarrow (XHL-)$ BC \leftarrow BC - 1	0 0-	2	8. 8. –
	BW-	LDD <w> (XIX-), (XIY-)</w>	85 + zz : 12	$\begin{array}{ccc} (XIX-) & \leftarrow (XIY-) \\ BC & \leftarrow BC-1 \end{array}$	0 0-	2	8. 8. –
	BW-	LDDR <w> [(XDE-), (XHL-)]</w>	83 + zz : 13	repeat $(XDE-) \leftarrow (XHL-)$ BC \leftarrow BC - 1 until BC = 0	000-	2	7n + 1
	BW-	LDDR <w> (XIX-), (XIY-)</w>	85 + zz : 13	repeat $(XIX-) \leftarrow (XIY-)$ BC \leftarrow BC - 1 until BC = 0	000-	2	7n + 1
	BW-	CPI [A/WA, (R+)]	80 + zz + R : 14	A/WA - (R+) BC \leftarrow BC - 1	* * 1-	2	6. 6. –
CPxx	BW-	CPIR [A/WA, (R+)]	80 + zz + R : 15	repeat $ AWA - (R+) \\ BC \leftarrow BC - 1 \\ until AWA = (R) \\ or BC=0 $	* * 1-	2	6n + 1
CPXX	BW-	CPD [AWA, (R-)]	80 + zz + R : 16	A/WA - (R-) BC \leftarrow BC - 1	* * 1-	2	6. 6. –
	BW-	CPDR [AWA, (R-)]	80 + zz + R : 17	$\label{eq:continuous_problem} \begin{split} & \text{repeat} \\ & \text{AWA} - (\text{R-}) \\ & \text{BC} \leftarrow \text{BC} - 1 \\ & \text{until AWA} = (\text{R}) \\ & \text{or BC} = 0 \end{split}$	* * 1-	2	6n + 1

Note 1: 1; If BC = 0 after execution, the P/V flag is set to 0, otherwise 1.

②; If A/WA = (R), the Z flag is set to 1, otherwise, 0 is set.

Note 2: When the operand is omitted in the CPI, CPIR, CPD, or CPDR instruction, A, (XHL+/-) is used as the default value.

- 900/L1 Instruction Lists (3/10)
- (4) Arithmetic Operations

Group	Size	Mnemo	onic	Codes (16	hex)		Function	SZHVNC	Length (byte)	State
	BWL	ADD R	l, r	C8 + zz + r	: 80 + R	R	← R + r	***V0*	2	2. 2. 2
	BWL	ADD r,	#	C8 + zz + r	: C8 : #	r	\leftarrow r + #	***V0*	2 + #	3. 4. 6
ADD	BWL	ADD R	l, (mem)	80 + zz + mem	: 80 + R	R	$\leftarrow R + (mem)$	***V0*	2 + M	4. 4. 6
	BWL	ADD (n	mem), R	80 + zz + mem	: 88 + R	(mem)	\leftarrow (mem) + R	***V0*	2 + M	6. 6. 10
	BW-	ADD <w> (n</w>	mem), #	80 + zz + mem	: 38 : #	(mem)	← (mem) + #	***V0*	2 + M#	7. 8. –
	BWL	ADC R	l, r	C8 + zz + r	: 90 + R	R	$\leftarrow R + r + CY$	***V0*	2	2. 2. 2
	BWL	ADC r,	#	C8 + zz + r	: C9 : #	r	← r + # + CY	***V0*	2 + #	3. 4. 6
ADC	BWL	ADC R	t, (mem)	80 + zz + mem	: 90 + R	R	$\leftarrow R + (mem) + CY$	***V0*	2 + M	4. 4. 6
	BWL	ADC (n	mem), R	80 + zz + mem	: 98 + R	(mem)	\leftarrow (mem) + R + CY	***V0*	2 + M	6. 6. 10
	BW-	ADC <w> (n</w>	mem), #	80 + zz + mem	: 39 : #	(mem)	← (mem) + # + CY	***V0*	2 + M#	7. 8. –
	BWL	SUB R	l, r	C8 + zz + r	: A0 + R	R	$\leftarrow R - r$	***V1*	2	2. 2. 2
	BWL	SUB r,	#	C8 + zz +r	: CA : #	r	$\leftarrow r - \#$	***V1*	2 + #	3. 4. 6
SUB	BWL	SUB R	t, (mem)	80 + zz + mem	: A0 + R	R	$\leftarrow R - (mem)$	***V1*	2 + M	4. 4. 6
	BWL	SUB (n	nem), R	80 + zz + mem	: A8 + R	(mem)	$\leftarrow (\text{mem}) - R$	***V1*	2 + M	6. 6. 10
	BW-	SUB <w> (n</w>	mem), #	80 + zz + mem	: 3A : #	(mem)	← (mem) – #	***V1*	2 + M#	7. 8. –
	BWL	SBC R	l, r	C8 + zz + r	: B0 + R	R	$\leftarrow R - r - CY$	***V1*	2	2. 2. 2
	BWL	SBC r,	#	C8 + zz + r	: CB : #	r	$\leftarrow r - \# - CY$	***V1*	2 + #	3. 4. 6
SBC	BWL	SBC R	t, (mem)	80 + zz + mem	: B0 + R	R	$\leftarrow R - (mem) - CY$	***V1*	2 + M	4. 4. 6
	BWL	SBC (n	mem), R	80 + zz + mem	: B8 + R	(mem)	$\leftarrow (\text{mem}) - R - CY$	***V1*	2 + M	6. 6. 10
	BW-	SBC <w> (n</w>	mem), #	80 + zz + mem	: 3B : #	(mem)	\leftarrow (mem) $-$ # $-$ CY	***V1*	2 + M#	7. 8. –
	BWL	CP R	l, r	C8 + zz + r	: F0 + R	R-r		***V1*	2	2. 2. 2
	BW-		#3	C8 + zz + r	: D8 + #3	r - #3		***V1*	2	2. 2. –
СР	BWL	CP r,	#	C8 + zz + r	: CF : #	r – #		***V1*	2 + #	3. 4. 6
Oi I	BWL	CP R	t, (mem)	80 + zz + mem	: F0 + R	R – (m	em)	***V1*	2 + M	4. 4. 6
	BWL	CP (n	mem), R	80 + zz + mem	: F8 + R	(mem)	– R	***V1*	2 + M	4. 4. 6
	BW-	CP <w> (n</w>	mem), #	80 + zz + mem	: 3F : #	(mem)	-#	***V1*	2 + M#	5. 6. –
	B	INC #3	3, r	C8 + r	: 60 + #3	$r \leftarrow r +$	#3	***V0-	2	2
INC	–WL	INC #3	3, r		: 60 + #3	$r \leftarrow r +$	#3		2	2. 2
	BW-	INC <w> #3</w>	3, (mem)	80 + zz + mem	: 60 + #3	(mem)	← (mem) + #3	***V0-	2 + M	6. 6. –
	B	DEC #3	3, r	C8 + r	: 68 + #3	$r \leftarrow r -$	#3	***V1-	2	2
DEC	–WL	DEC #3	3, r	C8 + zz + r	: 68 + #3	$r \leftarrow r -$	#3		2	2. 2
	BW-	DEC <w> #3</w>	3, (mem)	80 + zz + mem	: 68 + #3	(mem)	← (mem) – #3	***V1-	2 + M	6. 6. –
NEG	BW-	NEG r		C8 + zz + r	: 07	r ← 0 -	- r	***V1*	2	2. 2. –
EXTZ	–WL	EXTZ r		C8 + zz + r	: 12	r <high></high>	> ← 0		2	3. 3
EXTS	–WL	EXTS r		C8 + zz + r	: 13	r <high></high>	> ← r <low. msb=""></low.>		2	3. 3
DAA	B	DAA r		C8 + r	: 10		al adjustment after n or subtraction	***P-*	2	4
PAA	–WL	PAA r		C8 + zz + r	: 14		= 1 then INC r		2	4. 4

Note 1: With the INC/DEC instruction, when the code value of #3 = 0, functions as +8/-8.

Note 2: When the ADD R, r (word type) instruction is used in the TLCS-90, the S, Z, and V flags do not change. In the TLCS-900, these flags change.

• 900/L1 Instruction Lists (4/10)

Group	Size	Mnemonic	Codes (16 hex)	Function	SZHVNC	Length (byte)	State
	BW-	MUL RR, r	C8 + zz + r : 40 + R	$RR \leftarrow R \times r$		2	11.14. –
MUL	BW-	MUL rr, #	C8 + zz + r : 08 : #	$rr \leftarrow r \times \#$		2 + #	12.15. –
	BW-	MUL RR, (mem)	80 + zz + mem: 40 + R	$RR \leftarrow R \times (mem)$		2 + M	13.16. –
	BW-	MULS RR, r	C8 + zz + r : $48 + R$	$RR \leftarrow R \times r$;signed		2	9.12. –
MULS	BW-	MULS rr, #	C8 + zz + r : 09 : #	$rr \leftarrow r \times \#$; signed		2 + #	10.13. –
	BW-	MULS RR, (mem)	80 + zz + mem : 48 + R	$RR \leftarrow R \times (mem)$;signed		2 + M	11.14. –
DIV	BW-	DIV RR, r	C8 + zz + r : $50 + R$	$R \leftarrow RR \div r$	V	2	15.23. –
DIV	BW-	DIV rr, #	C8 + zz + r : 0A : #	$r \leftarrow rr \div \#$	V	2 + #	15.23. –
	BW-	DIV RR, (mem)	80 + zz + mem : 50 + R	$R \leftarrow RR \div (mem)$	V	2 + M	16.24. –
	BW-	DIVS RR, r	C8 + zz + r : $58 + R$	$R \leftarrow RR \div r$;signed	V	2	18.26. –
DIVS	BW-	DIVS rr, #	C8 + zz + r : 0B : #	r ← rr ÷ # ;signed	V	2 + #	18.26. –
	BW-	DIVS RR, (mem)	80 + zz + mem : 58 + R	$R \leftarrow RR \div (mem); signed$	V	2 + M	19.27. –
	-W-	MULA rr	D8 + r : 19	Multiply and add signed	**-V	2	19
MULA				$\underline{rr} \leftarrow \underline{rr} + (\underline{XDE}) \times (\underline{XHL})$			
WIOLA				32 bit 32 bit 16 bit 16 bit			
				XHL ← XHL–2			
	-W-	MINC1 #, r	D8 + r : 38 : # – 1	modulo increment ;+1		4	5
		(# = 2**n)		if $(r \mod \#) = (\# - 1)$			
		(1< = n< = 15)		then $r \leftarrow r - (\# - 1)$			
				else r ← r + 1			
	-W-	MINC2 #, r	D8 + r : 39 : # – 2	modulo increment ;+2		4	5
MINC		(# = 2**n)		if $(r \mod \#) = (\# - 2)$			
		(2< = n< = 15)		then $r \leftarrow r - (\# - 2)$			
				else r ← r + 2			
	-W-	MINC4 #, r	D8 + r : 3A : # – 4	modulo increment ;+4		4	5
		(# = 2**n)		if $(r \mod \#) = (\# - 4)$			
		(3< = n< = 15)		then $r \leftarrow r - (\# - 4)$			
				else r ← r + 4			
	-W-	MDEC1 #, r	D8 + r : 3C : # – 1	,		4	4
		(# = 2**n)		if (r mod #) = 0			
		(1< = n< = 15)		then $r \leftarrow r + (\# - 1)$			
				else r ← r − 1			
	-W-	MDEC2 #, r	D8 + r : 3D : # – 2	modulo decrement ;-2		4	4
MDEC		(# = 2**n)		if $(r \mod \#) = 0$			
		(2< = n< = 15)		then $r \leftarrow r + (\# - 2)$			
			··	else r←r-2			
	-W-	MDEC4 #, r	D8 + r : 3E : # – 4	,		4	4
		(# = 2**n)		if $(r \mod \#) = 0$			
		(3< = n< = 15)		then $r \leftarrow r + (\# - 4)$			
				else r ← r – 4			

Note: Operand RR of the MUL, MULS, DIV, and DIVS instructions indicates that a register twice the size of the operation is specified. When the operation is in bytes (8 bits × 8 bits, 16/8 bits), word register (16 bits) is specified; when the operation is in words (16 bits × 16 bits, 32/16 bits), long word register (32 bits) is specified.

- 900/L1 Instruction Lists (5/10)
- (5) Logical operations

Group	Size	Mnemor	nic	Codes (16	hex)	Function	SZHVNC	Length (byte)	State
	BWL	AND R, r		C8 + zz + r	: C0 + R	$R \leftarrow R \text{ and } r$	**1P00	2	2. 2. 2
	BWL	AND r, #		C8 + zz + r	: CC : #	r ← r and #	**1P00	2 + #	3. 4. 6
AND	BWL	AND R, (m	nem)	80 + zz + mem	: C0 + R	$R \leftarrow R$ and (mem)	**1P00	2 + M	4. 4. 6
	BWL	AND (men	n), R	80 + zz + mem	: C8 + R	$(mem) \leftarrow (mem)$ and R	**1P00	2 + M	6. 6. 10
	BW-	AND <w> (men</w>	n), #	80 + zz + mem	: 3C : #	(mem) ← (mem) and #	**1P00	2 + M#	7. 8. –
	BWL	OR R, r		C8 + zz + r	: E0 + R	$R \leftarrow R \text{ or } r$	**0P00	2	2. 2. 2
	BWL	OR r, #		C8 + zz + r	: CE : #	$r \leftarrow r \text{ or } \#$	**0P00	2 + #	3. 4. 6
OR	BWL	OR R, (m	nem)	80 + zz + mem	: E0 + R	$R \leftarrow R \text{ or (mem)}$	**0P00	2 + M	4. 4. 6
	BWL	OR (men	n), R	80 + zz + mem	: E8 + R	$(mem) \leftarrow (mem) \text{ or } R$	**0P00	2 + M	6. 6. 10
	BW-	OR <w> (men</w>	n), #	80 + zz + mem	: 3E :#	$(mem) \leftarrow (mem) \text{ or } #$	**0P00	2 + M#	7. 8. –
	BWL	XOR R, r		C8 + zz + r	: D0 + R	$R \leftarrow R xor r$	**0P00	2	2. 2. 2
	BWL	XOR r, #		C8 + zz + r	: CD : #	$r \leftarrow r x o r \#$	**0P00	2 + #	3. 4. 6
XOR	BWL	XOR R, (m	nem)	80 + zz + mem	: D0 + R	$R \leftarrow R \text{ xor (mem)}$	**0P00	2 + M	4. 4. 6
	BWL	XOR (men	n), R	80 + zz + mem	: D8 + R	$(mem) \leftarrow (mem) xor R$	**0P00	2 + M	6. 6. 10
	BW-	XOR <w> (mer</w>	n), #	80 + zz + mem	: 3D : #	(mem) ← (mem) xor #	**0P00	2 + M#	7. 8. –
CPL	BW-	CPL r	·	C8 + zz + r	: 06	$r \leftarrow not r$	1-1-	2	2. 2. –

- 900/L1 Instruction Lists (6/10)
- (6) Bit operations

Group	Size	Mne	emonic	Codes (16 hex)	Function	SZHVNC	Length (byte)	State
	BW-	LDCF	#4, r	C8 + zz + r : 23 : #4	CY ← r<#4>	*	3	3.3
	BW-	LDCF	A,r	C8 + zz + r : 2B	CY ← r <a>	*	2	3.3
LDCF	B	LDCF	#3, (mem)	B0 + men : 98 + #3	CY ← (mem)<#3>	*	2 + M	6
	B	LDCF	A , (mem)	B0 + men : 2B	CY ← (mem) <a>	*	2 + M	6
	BW-	STCF	#4, r	C8 + zz + r : 24 : #4	r<#4> ← CY		3	3.3
CTCE	BW-	STCF	A,r	C8 + zz + r : 2C	r <a> ← CY		2	3.3
STCF	B	STCF	#3, (mem)	B0 + mem : A0 + #3	(mem)<#3> ← CY		2 + M	7
	B	STCF	A , (mem)	B0 + mem : 2C	(mem) <a> ← CY		2 + M	7
	BW-	ANDCF	#4, r	C8 + zz + r : 20 : #4	CY ← CY and r<#4>	*	3	3.3
ANDCF	BW-	ANDCF	A,r	C8 + zz + r : 28	CY ← CY and r <a>	*	2	3.3
ANDCF	B	ANDCF	#3, (mem)	B0 + mem : 80 + #3	CY ← CY and (mem)<#3>	*	2 + M	6
	B	ANDCF	A , (mem)	B0 + mem : 28	CY ← CY and (mem) <a>	*	2 + M	6
	BW-	ORCF	#4, r	C8 + zz + r : 21 : #4	CY ← CY or r<#4>	*	3	3.3
ODCE	BW-	ORCF	A,r	C8 + zz + r : 29	$CY \leftarrow CY \text{ or } r < A >$	*	2	3.3
ORCF	B	ORCF	#3, (mem)	B0 + mem : 88 + #3	CY ← CY or (mem)<#3>	*	2 + M	6
	B	ORCF	A , (mem)	B0 + mem : 29	$CY \leftarrow CY \text{ or (mem)} < A >$	*	2 + M	6
	BW-	XORCF	#4, r	C8 + zz + r : 22 : #4	CY ← CY xor r<#4>	*	3	3.3
VODOE	BW-	XORCF	A,r	C8 + zz + r : 2A	$CY \leftarrow CY \text{ xor } r < A >$	*	2	3.3
XORCF	B	XORCF	#3, (mem)	B0 + mem : 90 + #3	CY ← CY xor (mem)<#3>	*	2 + M	6
	B	XORCF	A , (mem)	B0 + mem : 2A	CY ← CY xor (mem) <a>	*	2 + M	6
RCF		RCF		10	CY ← 0	0-00	1	2
SCF		SCF		11	CY ← 1	0-01	1	2
CCF		CCF		12	CY ← not CY	X-0*	1	2
ZCF		ZCF		13	CY ← not Z flag	X-0*	1	2
DIT	BW-	BIT	#4, r	C8 + zz + r : 33 : #4	Z ← not r<#4>	X*1X0-	3	3.3
BIT	B	BIT	#3, (mem)	B0 + mem : C8 + #3	Z ← not (mem)<#3>	X*1X0-	2 + M	6
DEC	BW-	RES	#4, r	C8 + zz + r : 30 : #4	r<#4> ← 0		3	3.3
RES	B	RES	#3, (mem)	B0 + mem : B0 + #3	(mem)<#3> ← 0		2 + M	7
057	BW-	SET	#4, r	C8 + zz + r : 31 : #4	r<#4> ← 1		3	3.3
SET	B	SET	#3, (mem)	B0 + mem : B8 + #3	(mem)<#3> ← 1		2 + M	7
0110	BW-	CHG	#4, r	C8 + zz + r : 32 : #4	r<#4> ← not r<#4>		3	3.3
CHG	B	CHG	#3, (mem)	B0 + mem : C0 + #3	(mem)<#3> ← not (mem)<#3>		2 + M	7
	BW-	TSET	#4, r	C8 + zz + r : 34 : #4	Z ← not r<#4> : r<#4> ← 1	X*1X0-	3	4.4
TSET	B	TSET	#3, (mem)	B0 + mem : A8 + #3	Z ← not (mem)<#3>	X*1X0-	2 + M	7
			, , ,		(mem)<#3> ← 1			
D.C.	-W-	BS1F	A, r	D8 + r : 0E	A ← 1 search r ; Forward		2	3
BS1	-W-	BS1B	A, r	D8 + r : 0F	A ← 1 search r ; Backward		2	3

Note: \bigcirc ; 0 is set when the bit searched for is found, otherwise 1 is set and an undefined value is set in the A register.

- 900/L1 Instruction Lists (7/10)
- (7) Special operations and CPU control

Group	Size	Mnemonic	Codes (16 hex)	Function	SZHVNC	Length (byte)	State
NOP		NOP	00	no operation		1	2
EI		EI [#3]	06 : #3	Sets interrupt enable flag. IFF \leftarrow #3		2	3
DI		DI	06 : 07	Disables interrupt. IFF \leftarrow 7		2	4
PUSH	-W-	PUSH SR	02	(–XSP) ← SR		1	3
POP	-W-	POP SR	03	$SR \leftarrow (XSP+)$	*****	1	4
SWI		SWI [#3]	F8 + #3	Software interrupt PUSH PC&SR JP (FFFF00H + 4 × #3)		1	19
HALT		HALT	05	CPU halt		1	6
LDC	BWL	LDC cr, r	C8 + zz + r : 2E : cr	cr ← r		3	3.3.3
	BWL	LDC r, cr	C8 + zz + r : 2F : cr	r ← cr		3	3.3.3
LDX	В	LDX (#8), #	F7:00:#8:00:#:00	(#8) ← #		6	8
LINK	L	LINK r, d16	E8 + r : 0C : d16	PUSH r LD r, XSP ADD XSP, d16		4	8
UNLK	L	UNLK r	E8 + r : 0D	LD XSP, r POP r		2	7
LDF		LDF #3	17 : #3	Seta register bank. RFP ← #3 (0 at reset)		2	2
INCF		INCF	0C	Switches register banks. RFP ← RFP + 1		1	2
DECF		DECF	0D	Switches register banks. RFP ← RFP – 1		1	2
scc	BW-	SCC cc, r	C8 + zz + r : 70 + cc	if cc then $r \leftarrow 1$ else $r \leftarrow 0$		2	2.2

Note 1: When operand #3 coding in the EI instruction is omitted, 0 is used as the default value.

Note 2: When operand #3 coding in the SWI instruction is omitted, 7 is used as the default value.

- 900/L1 Instruction Lists (8/10)
- (8) Rotate and Shift

Group	Size	Mne	monic	Codes (16 hex)		Function	SZHVNC	Length (byte)	State
	BWL	RLC	#4, r	C8 + zz + r : E8	: #4		**0P0*	3	3 + n/4
RLC	BWL	RLC	A, r	C8 + zz + r : F8		CY ← MSB ← 0	**0P0*	2	3 + n/4
	BW-	RLC <w></w>	(mem)	80 + zz + mem : 78			**0P0*	2 + M	6.6
	BWL	RRC	#4, r	C8 + zz + r : E9	: #4		**0P0*	3	3 + n/4
RRC	BWL	RRC	A, r	C8 + zz + r : F9		MSB → 0 CY	**0P0*	2	3 + n/4
	BW-	RRC <w></w>	(mem)	80 + zz + mem : 79			**0P0*	2 + M	6.6
	BWL	RL	#4, r	C8 + zz + r : EA	: #4		**0P0*	3	3 + n/4
RL	BWL	RL	A, r	C8 + zz + r : FA		CY ← MSB ← 0 ←	**0P0*	2	3 + n/4
	BW-	RL <w></w>	(mem)	80 + zz + mem : 7A			**0P0*	2 + M	6.6
	BWL	RR	#4, r	C8 + zz + r : EB	: #4		**0P0*	3	3 + n/4
RR	BWL	RR	A, r	C8 + zz + r : FB		$MSB \rightarrow 0 \longrightarrow CY$	**0P0*	2	3 + n/4
	BW-	RR <w></w>	(mem)	80 + zz + mem : 7B			**0P0*	2 + M	6.6
	BWL	SLA	#4, r	C8 + zz + r : EC	: #4		**0P0*	3	3 + n/4
SLA	BWL	SLA	A, r	C8 + zz + r : FC	;	CY \leftarrow MSB \leftarrow 0	**0P0*	2	3 + n/4
	BW-	SLA <w></w>	(mem)	80 + zz + mem : 7C			**0P0*	2 + M	6.6
	BWL	SRA	#4, r	C8 + zz + r : ED	: #4	MCD 10 NOV	**0P0*	3	3 + n/4
SRA	BWL	SRA	A, r	C8 + zz + r : FD)	MSB → 0 CY	**0P0*	2	3 + n/4
	BW-	SRA <w></w>	(mem)	80 + zz + mem : 7D			**0P0*	2 + M	6.6
	BWL	SLL	#4, r	C8 + zz + r : EE	: #4		**0P0*	3	3 + n/4
SLL	BWL	SLL	A, r	C8 + zz + r : FE		$CY \longleftarrow MSB \leftarrow 0 \longleftarrow 0$	**0P0*	2	3 + n/4
	BW-	SLL <w></w>	(mem)	80 + zz + mem : 7E			**0P0*	2 + M	6.6
	BWL	SRL	#4, r	C8 + zz + r : EF	: #4		**0P0*	3	3 + n/4
SRL	BWL	SRL	A, r	C8 + zz + r: FF		$0 \longrightarrow MSB \rightarrow 0 \longrightarrow CY$	**0P0*	2	3 + n/4
	BW-	SRL <w></w>	(mem)	80 + zz + mem : 7F			**0P0*	2 + M	6.6
	B	RLD	[A,](mem)	80 + mem : 06		Areg ↑ mem ↓	**0P0-	2 + M	14
RLD						7-4 3-0 7-4 3-0			
RRD	В—	RRD	[A,](mem)	80 + mem : 07		Areg ↓ mem ↑ 7-4 3-0 7-4 3-0 ↓ ↑ ↓ ↑	**0P0-	2 + M	14

Note 1: When #4/A is used to specify the number of shifts, module 16 (0 to 15) is used. Code 0 means 16 shifts.

Note 2: When the following instructions are used in the TLCS-90, the S, Z and V flags do not change.

RLCA, RRCA, RLA, RRA, SLAA, SRAA, SLLA, and SRLA In the TLCS-900, these flags change.

- 900/L1 Instruction Lists (9/10)
- (9) Jump, Call and Return

Group	Size	Mnemonic		Codes (16 hex)	Function	SZHVNC	Length (byte)	State
		JP	#16	1A	: #16	PC ← #16		3	5
		JP	#24	1B	: #24	PC ← #24		4	6
JP		JR	[cc,]\$ + 2 + d8	60 + cc	: d8	if cc then PC \leftarrow PC + d8		2	5/2 (T/F)
		JRL	[cc,]\$ + 3 + d16	70 + cc	: d16	if cc then PC ← PC + d16		3	5/2 (T/F)
		JP	[cc,]mem	B0 + mem	: D0 + cc	if cc then PC ← mem		2 + M	7/4 (T/F)
		CALL	#16	1C	: #16	PUSH PC : JP #16		3	9
		CALL	#24	1D	: #24	PUSH PC : JP #24		4	10
CALL		CALR	+ 3 + d16	1E	: d16	PUSH PC: JR \$ + 3 + d16		3	10
		CALL	[cc,]mem	B0 + mem	: E0 + cc	if cc then		2 + M	12/4 (T/F)
						PUSH PC : JP mem			
D INIZ	BW-	DJNZ		C8 + zz + r	: 1C : d8	$r \leftarrow r - 1$		3	6 (r ≠ 0)
DJNZ		[r,]\$ +	3/4 + d8			if $r \neq 0$ then JR \$ + 3 + d8			4 (r = 0)
		RET		0E		POP PC		1	9
DET		RET	СС	В0	: F0 + cc	if cc then POP PC		2	12/4 (T/F)
RET		RETD	d16	0F	: d16	RET: ADD XSP, d16		3	11
		RETI		07		POP SR&PC	*****	1	12

Note 1: (T/F) represents the number of states at true / false.

- Instruction Lists of 900/L1 (10/10)
- (10) Addressing mode

Classification	mode	state
R	R	+0
r	r	+1
	(R)	+0
	(R + d8)	+1
	(#8)	+1
	(#16)	+2
	(#24)	+3
(mem)	(r)	+1
	(r + d16)	+3
	(r + r8)	+3
	(r + r16)	+3
	(-r)	+1
	(r+)	+1

(11) Interrupt

	mode	operation	state
Ge	eneral-purpose	PUSH PC	18
inte	rrupt processing	PUSH SR	
		IFF ← accepted level + 1	
		$INTNEST \leftarrow INTNEST + 1$	
		JP (FFFF00H + vector)	
	I/O to MEM	$(DMADn+) \leftarrow (DMASn)$	8. 8. 12
	I/O to MEM	$(DMADn-) \leftarrow (DMASn)$	8. 8. 12
micro	MEM to I/O	$(DMADn) \leftarrow (DMASn+)$	8. 8. 12
DMA	MEM to I/O	$(DMADn) \leftarrow (DMASn-)$	8. 8. 12
	I/O to I/O	$(DMADn) \leftarrow (DMASn)$	8. 8. 12
	Counter	DMASn ← DMASn + 1	5

Note: For details of interrupt processing, refer to the "Interrupts" section.

Appendix C Instruction Code Maps (1/4)

1-byte op code instructions

H/L	0	1	2	3	4	5	6	7	8	9	А	В	С	D	Е	F
		'		1	7											
0	NOP	\times	PUSH SR	POP SR	X	HALT	El n	RETI	LD (n) , n	PUSH n	LDW (n), nn	PUSHW nn	INCF	DECF	RET	RETD dd
		<i>V</i> \														
1	RCF	SCF	CCF	ZCF	PUSH A	POP A	EX F, F'	LDF n	PUSH F	POP F	JP nn	JP	CALL nn	CALL	CALR PC + dd	
					A		Г, Г	"		Г	11111	nnn	1111	111111	i C + uu	
2				LD	R, n							PUSH	RR			
3				LD	RR, nn							PUSH	XRR			
4				LD	XRR, nr	ınn						POP	RR			
5												POP	XRR			
6	_						_	JR	cc,PC +							
	F	LT	LE	ULE	PE/OV	M/MI	Z	С	(T)	GE	GT	UGT	PO/NOV	P/PL	NZ	NC
7								JRL	cc,PC +							
	F	LT	LE	ULE	PE/OV	M/MI	Z	С	(T)	GE	GT		PO/NOV	P/PL	NZ	NC
8	(XWA)	(XBC)	(XDE)	sc (XHL)	r. B	(XIY)	(XIZ)	(XSP)	(XWA	(XBC	(XDE	sci (XHL	: B (XIX	(XIY	(XIZ	(XSP
	(XVVA)	(XBC)	(XDE)	(AHL)	(\text{\tint{\tint{\text{\tint{\tint{\tint{\tint{\text{\text{\text{\text{\text{\text{\tint{\tint{\tint{\tint{\tint{\tint{\tint{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\tint{\text{\tint{\text{\text{\text{\tint{\tint{\tint{\tint{\text{\text{\tint{\tint{\text{\tin{\tin	(۸11)	(XIZ)	(ASF)	+d)	+d)	+d)	(AHL +d)		+d)	+d)	+d)
9				sc	r. W							sc	r. W			
	(XWA)	(XBC)	(XDE)	(XHL)	(XIX)	(XIY)	(XIZ)	(XSP)	(XWA	(XBC	(XDE	(XHL	(XIX	(XIY	(XIZ	(XSP
Α				90	r. L				+d)	+d)	+d)	+d)	+d) r. L	+d)	+d)	+d)
	(XWA)	(XBC)	(XDE)			(XIY)	(XIZ)	(XSP)	(XWA	(XBC	(XDE	(XHL	(XIX	(XIY	(XIZ	(XSP
									+d)	+d)	+d)	+d)		+d)	+d)	+d)
В	(X (A (A)	(XBC)	(VDE)	ds (VIII.)		(XIY)	(XIZ)	(XSP)	(XWA	(XBC	(XDE	ds (XHL	t (XIX	(XIY	(XIZ	(XSP
	(AVVA)	(XBC)	(ADE)	(AHL)	(\text{\tint{\tint{\text{\tint{\text{\text{\text{\text{\text{\text{\text{\tint{\tint{\tint{\tint{\tint{\text{\tint{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\tint{\text{\tint{\text{\tint{\text{\tint{\tint{\tint{\tint{\text{\text{\tint{\tint{\tint{\tint{\tint{\tint{\tint{\text{\tin}\tint{\tint{\tint{\tint{\tint{\tint{\tint{\tint{\tint{\tin}\tint{\tint{\tint{\tint{\tint{\tint{\tii}\tiint{\tiin}\tint{\tin}\tint{\tiint{\tint{\tint{\tint{\tint{\tii}}\tint{\tiin}\t	(XII)	(AIZ)	(ASF)	+d)	+d)	+d)	+d)		+d)	+d)	+d)
С			so	cr. B				reg. B				re	eg. B			
	(n)	(nn)	(nnn)	(mem)	(-xrr)	(xrr+)		r	W	Α	В	С	D	Е	Н	L
D			SC	cr. W				reg. W				re	eg. W			
	(n)	(nn)	(nnn)	(mem)	l (–xrr) l	(xrr+)		rr	WA	ВС	DE	HL	IX	IY	IZ	SP
Е			SC	or. L				reg. L				re	eg. L			
	(n)	(nn)	(nnn)	(mem)	ı (–xrr) ı	(xrr+)		xrr	XWA	XBC	XDE	XHL	XIX	XIY	XIZ	XSP
F			ld:	st				IDV				SWI	n			
-	(n)	(nn) _I		(mem)	ı (–xrr) ı	(xrr+)		LDX (n), n	0	1	2	3	4	5	6	7
	` '	` ′	L ` ′	ı · ′	L ` ′	. ,			<u> </u>							

Note 1: Codes in blank parts are undefined instructions (i.e., illegal instructions).

Note 2: Dummy instructions are assigned to codes 01H and 04H. Do not use them.

Appendix C Instruction Code Maps (2/4)

1st byte: reg

		te: re	0				1					_				_
H/L	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F
0				LD	PUSH	POP	CPL	NEG	MUL	MULS	DIV	DIVS	LINK <u>L</u>	UNLK <u>L</u>	BS1F	BS1B
							<u>BW</u>	BW				<u>BW</u>				<u>W</u>
	DAAB		EVT7	r,#	r	r	r	r	rr,#	rr,#	rr,#	rr,#	r, dd	r	A, r	A, r
1	DAA <u>B</u>		EXTZ	EXTS	PAA		MIRR			MULA W			DJNZ			
	r		<u>WL</u> r	<u>WL</u> r	<u>WL</u> r		<u>W</u> r			<u>W</u> r			<u>BW</u> r, d			
2		ORCF	XORCF		STCF		' '		ANDCE		XORCF	LDCF	STCF		LDC	LDC
				•.	<u>BW</u>								<u>BW</u>			
	#, r	#, r	#, r	#, r	#, r				A, r	A, r	A, r	A, r	A, r		cr, r	r, cr
3	RES	SET	CHG	BIT	TSET				MINC1	MINC2	MINC4		MDEC1	MDEC2	MDEC4	
					<u>BW</u>							X				X
	#, r	#, r	#, r	#, r	#, r					#, r	<u>W</u>	<u>/</u>		#, r	<u>W</u>	<i>V</i> \
4				MUL	R, r			<u>BW</u>				MULS	R, r			<u>BW</u>
5				DIV	R, r			<u>BW</u>				DIVS	R, r			<u>BW</u>
6				INC	#3, r							DEC	#3, r			
	8	1	2	3	4	5	6	7	8	1	2	3	4	5	6	7
7								scc	cc, r							BW
	F	LT	LE	ULE	PE/OV	M/MI	Z	С	(T)	GE	GT	UGT	PO/NOV	P/PL	NZ	NC
8				ADD	R, r							LD	R, r			
9				ADC	R, r							LD	r, R			
Α				SUB	R, r							LD	r, #3			
									0	1	2	3	4	5	6	7
В				SBC	R, r							EX	R, r			<u>BW</u>
С				AND	R, r				ADD	ADC	SUB	SBC	AND	XOR	OR	СР
									r, #	r, #	r, #	r, #	r, #	r, #	r, #	r, #
D				XOR	R, r							СР	r, #3			BW
									0	1	2	3	4	5	6	7
Е				OR	R, r				RLC	RRC	RL	RR	SLA	SRA	SLL	SRL
									#, r	#, r	#, r	#, r	#, r	#, r	#, r	#, r
F				СР	R, r				RLC	RRC	RL	RR	SLA	SRA	SLL	SRL
									A, r	A, r	A, r	A, r	A, r	A, r	A, r	A, r

r: Register specified by the 1st byte code. (Any CPU registers can be specified.)

R: Register specified by the 2nd byte code. (Only eight current registers can be specified.)

B: Operand size is a byte.

W: Operand size is a word.

<u>L</u>: Operand size is a long word.

Note: Dummy instructions are assigned to codes 1AH, 1BH, 3BH, and 3FH. Do not use them.

Appendix C Instruction Code Maps (3/4)

1st byte: src (mem)

		te. sr	0 (11101													
H/L	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F
0					PUSH BW		RLD	RLD B								
1	LDI	LDIR	LDD	LDDR <u>BW</u>	(mem) CPI	CPIR	CPD	(mem) CPDR BW		LD <u>BW</u> (nn), (m)						
2				LD	R,(mem)											
3				EX	(mem),R			<u>BW</u>	ADD	ADC	SUB	SBC (me	AND em), #	XOR	OR	CP <u>BW</u>
4				MUL	R,(mem)			<u>BW</u>				MULS	R,(mem)			<u>BW</u>
5				DIV	R,(mem)			<u>BW</u>				DIVS	R,(mem)			<u>BW</u>
6	8	1	2	INC 3	#3, (mei	m) 5	6	<u>BW</u> 7	8	1	2	DEC 3	#3, (men	n) 5	6	<u>BW</u> 7
7									RLC	RRC	RL	RR (m	SLA	SRA	SLL	SRL <u>BW</u>
8				ADD	R,(mem)							ADD	(mem),R			
9				ADC	R,(mem)							ADC	(mem),R			
Α				SUB	R,(mem)							SUB	(mem),R			
В				SBC	R,(mem)							SBC	(mem),R			
С				AND	R,(mem)							AND	(mem),R			
D				XOR	R,(mem)							XOR	(mem),R			
Е				OR	R,(mem)							OR	(mem),R			
F				СР	R,(mem)							СР	(mem),R			

B: Operand size is a byte.

W: Operand size is a word.

Appendix C Instruction Code Maps (4/4)

1st byte: dst (mem)

H/L	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F
		<u> </u>		Ť		<u> </u>		<u> </u>	Ŭ	<u>. </u>	1 .,					' '
0	LD <u>B</u> (m), #		LD <u>W</u> (m), #		POP B (mem)		POP W (mem)									
	(,, ,,		(), "				1									
1					LD <u>B</u> (m), (nn)		LD <u>W</u> (m), (nn)									
					(111), (1111)		(111), (1111)									
2				LDA	R,(mem)			W	ANDC F	ORCF		LDCF	STCF B			
									Г		A, (mem)					
3				LDA	R,(mem)			L								
4				LD	(mem),R			<u>B</u>								
5				LD	(mem),R			<u>W</u>								
6				LD	(mem),R			L								
7																
8				ANDCF	#3, (mem)			<u>B</u>				ORCF	#3, (mem)			<u>B</u>
	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
9				XORCF	#3, (mem)			<u>B</u>				LDCF	#3, (mem)			<u>B</u>
	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
Α				STCF	#3, (mem)			<u>B</u>				TSET	#3, (mem)			<u>B</u>
	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
В				RES	#3, (mem)			<u>B</u>				SET	#3, (mem)			<u>B</u>
	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
С				CHG	#3, (mem)			<u>B</u>				BIT	#3, (mem)			<u>B</u>
	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
D																
	F	LT	LE	ULE	PE/OV	M/MI	Z	JP C	cc, mem	ı GE	GT	UGT	PO/NOV	P/Pl	NZ	NC
					, _,				(')	- JL				. ,	. 12	
Е	_				DE::::		_		cc, men		c-		DO/NOV	D. (= :		
	F	LT	LE	ULE	PE/OV	M/MI	Z	С	(T)	GE	GT		PO/NOV	P/PL	NZ	NC
F								RET	СС		code is E					
	F	LT	LE	ULE	PE/OV	M/MI	Z	С	(T)	GE	GT	UGT	PO/NOV	P/PL	NZ	NC

B: Operand size is a byte.

<u>W</u>: Operand size is a word.

L: Operand size is a long word.

Appendix D Differences between TLCS-90 and TLCS-900/L1 Series

Series						
Item	TLCS-90	TLCS-900/L1				
CPU architecture	8-bit CPU	16-bit CPU				
Built-in ROM/built-in RAM	8-bit data bus	16-bit data bus				
Built-in I/O	8-bit data bus	<u>8-bit</u> data bus				
External data bus	8-bit data bus	8-bit/16-bit data bus				
L		(can be mixed)				
Program space	64 KB	16 MB (linear)				
(except devices with MMU)						
Data space	16 MB (bank)	16 MB (linear)				
Instruction set/instruction mnemonic	TLCS-90	TLCS-90 + α				
		$\alpha = \text{ enhancement of 16-bit multiply /}$				
		divide instructions and bit operation				
		instruction,				
		32-bit load/operation instructions,				
		C compiler instructions,				
		register bank operation instructions,				
		etc.				
Instruction code	Unique to TLCS-90	Unique to TLCS-900				
(object code)	·	(Different from TLCS-90.)				
Addressing mode	TLCS-90	TLCS-90 + α				
		$\alpha = \text{(-Reg)}, \text{(Reg+)},$				
		(Reg + disp16),				
		(Reg + Reg16),				
		(nnn)				
General-purpose register	TLCS-90	TLCS-90 + α				
		α = Uses as 32 bits and register bank,				
		and adds a system stack pointer.				
Flag (F)						
	S Z I H X V N C	S Z 0 H 0 V N C				
		I flag is extended to IFF2 to 0 of				
1		status register.X flag is deleted.				
Reset	PC ← 0000H	PC ← (Vector base address)				
L	(SP does not change.)	XSP ← 100H				
Built-in ROM address	0000H to	Undefined				
Built-in RAM address	to FFxxH	Undefined				
Built-in I/O address	FFxxH to FFFFH	000000H to 000FFFH				
Direct addressing area (n)	FF00H to FFFFH	000000H to 0000FFH				
Interrupt						
Interrupt start address	0000H + (8 × V)	Vector base address + 4 × V				
Register to be saved	PC & AF	PC & SR				
Mask register	IFF	IFF2 to 0				
Mask level	0, 1	0 to 7				

Item	Series TLCS-	90 TLCS-900/L1
Instruction		
1. ADD R, r (word type)	S/Z/V flags don't cha	nge. S/Z/V flag changes.
	S/Z/V flag changes e	xpect add
2. Shift of A register	FRLCA RRCA RLA RRA SLAA SRAA SLLA SRLA J S/Z/V flags don't cha instruction. FRLC A RRC A RR A SLA A SLA A SRA A SLA A SRA A SLA A SRA A SLA A SRA A SIL A SRA A SRA A S	

Note: The TLCS-900/L1 series is essentially the same as the TLCS-90 series but with a 16-bit CPU. Built-in I/Os are completely compatible with those of the TLCS-90.

However, six types of instructions used in the TLCS-90 series do not directly correspond with those used in the TLCS-900/L1 series. Thus, when transfering programs designed for the TLCS-90 to the TLCS-900/L1, replace them with equivalents as follows:

Instructions in TLCS-90 but not in TLCS-900/L1	Equivalent instructions in TLCS-900/L1
EXX	EX BC, BC' EX DE, DE' EX HL, HL'
EX AF, AF	EX A, A' EX F, F'
PUSH AF	PUSH A PUSH F
POP AF	POP F POP A
INCX	(32-bit INC instruction)
DECX	(32-bit DEC instruction)

Some TLCS-900/L1 series instructions, though basically the same as TLCS-90 instructions, have more functions and more specification items in their operands. They are listed below.

TLCS-90	TLCS-900/L1
INC reg	INC imm3, reg
INC mem	INC imm3, mem
DEC reg	DEC imm3, reg
DEC mem	DEC imm3, mem
RLC reg	RLC imm, reg
RRC reg	RRC imm, reg
RL reg	RL imm, reg
RR reg	RR imm, reg
SLA reg	SLA imm, reg
SRA reg	SRA imm, reg
SLL reg	SLL imm, reg
SRL reg	SRL imm, reg