SSD1289

Product Preview

240 RGB x 320 TFT Driver Integrated Power, Gate and Source Driver With RAM

This document contains information on a product under development. Solomon Systech reserves the right to change or discontinue this product without notice.



1 General Description

SSD1289 TFT Driver is an all in one driver that integrated the RAM, power circuits, gate driver and source driver into single chip. It can drive a 262k color a-TFT panel with resolution of 240 RGB x 320.

It also integrated the controller function and consists of up to 172,800 bytes (240 x 320 x 18 / 8) Graphic Display Data RAM (GDDRAM) such that it interfaced with common MCU through 8/9/16/18-bits 6800-series / 8080-series compatible Parallel Interface or Serial Interface and stored the data in the GDDRAM. Auxiliary 18-bits video interface (VSYNC, HSYNC, DOTCLK, ENABLE) are integrated into SSD1289 for displays animated image.

SSD1289 embeds DC-DC Converter and Voltage generator to provide all necessary voltage required by the driver with minimum external components. A Common Voltage Generation Circuit is included to drive the TFT-display counter electrode. An Integrated Gamma Control Circuit is also included that can be adjusted by software commands to provide maximum flexibility and optimal display quality.

SSD1289 can be operated down to 1.16V and provide different power save modes. It is suitable for any portable battery-driven applications requiring long operation period with compact size.

2 FEATURES

- Power Supply: $V_{DD} = 1.65 \text{ V} 1.95 \text{V}$ (non-regulated input for logic) $V_{DDIO} = 1.4 \text{ V} 3.6 \text{V}$ (regulated input for logic) $V_{CI} = 2.5 \text{V} 3.6 \text{V}$ (power supply for internal analog circuit)
- Maximum Gate Driving Output Voltage: 30V p-p
- Source Driving Output Voltage: 0-5V
- Low Current Sleep Mode and 8-color display mode for power saving
- Display Size: 240 RGB x 320
- Display Color Support: 262k colors a-TFT displays
- 8/9/16/18-bits 6800-series / 8080-series Parallel Interface, Serial Peripheral Interface
- 18-bit RGB-Interface for animated displays (VSYNC, HSYNC, DOTCLK, DEN, and D0-17)
- On-Chip 172,800 bytes (240x320x18/8) Graphic Display Data RAM
- RAM write synchronization function
- Support Line and Frame Inversion
- Software selection on Center Screen Scrolling, Top Screen Scrolling, Bottom Screen Scrolling and Whole Screen Scrolling.
- Source and Gate scan direction control
- On-Chip Voltage Generator
- On-Chip DC-DC Converter up to 6x / -6x
- Programmable Gamma Correction Curve
- Non-Volatile Memory (OTP) for VCOM calibration
- Programmable Common Electrode Voltage amplitude and level for Cs on common structure
- Support Cs on gate structure
- Available in COG package

Solomon Systech Dec 2005 | P 2/60 | Rev 0.32 | SSD1289 Series

3 ORDERING INFORMATION

Table 1 - Ordering Information

Ordering Part Number	Source (x RGB)	Gate	Package Form	Reference
SSD1289Z	240	320	Gold Bump Die	

4 BLOCK DIAGRAM




Figure 1. SSD1289 Block Diagram Description

SSD1289 Series | Rev 0.32 | P 3/60 | Dec 2005 | **Solomon Systech**

5 **DIE PAD FLOOR PLAN**


Die Information:

Die Size: 23984 x 1600 μm² Die Thickness: 406 ±25µm Bump Height: 15 µm (Typ.)

Tolerance: ≤ 3 µm within die 22 x 115 µm² (Gate and source outputs) Bump Size:

24 µm, stagger 55 x 117 µm² (Inputs) 85 µm, straight Pad Pitch: Bump Size: Pad Pitch:

Output Pad Pitch (Gate and source): 22:24 6,






Figure 2. SSD1289 Pad Arrangement (Bump face up)

SSD1289 Series Solomon Systech Dec 2005 | P 4/60 | Rev 0.32 |

6 Pin Assignment

Table 2 – SSD1289 Pin Assignments (Coordinates are subjected to be changed)

Pad#	Signal	X-pos	Y-pos	Pad#	Signal	X-pos	Y-pos	Pad#	Signal	X-pos	Y-pos
1	NC	-11928	-547.5	68	C2N	-9435	-701.5	135	D17	-3740	-701.5
2	NC	-11904	-702.5	69	C2N	-9350	-701.5	136	D16	-3655	-701.5
3	NC NC	-11880	-547.5	70	C1P	-9265	-701.5	137	D16	-3570	-701.5
<u>4</u> 5	NC NC	-11856 -11808	-702.5 -702.5	71 72	C1P C1N	-9180 -9095	-701.5 -701.5	138 139	D15 D15	-3485 -3400	-701.5 -701.5
6	NC	-11760	-702.5	73	C1N	-9010	-701.5	140	D13	-3315	-701.5
7	NC	-11712	-702.5	74	CP	-8925	-701.5	141	D14	-3230	-701.5
8	NC	-11664	-702.5	75	CP	-8840	-701.5	142	D13	-3145	-701.5
9	THROUGH1	-11640	-547.5	76	CN	-8755	-701.5	143	D13	-3060	-701.5
10	THROUGH2	-11616	-702.5	77	CN	-8670	-701.5	144	D12	-2975	-701.5
11 12	G87 G85	-11592 -11568	-547.5 -702.5	78 79	C3P C3P	-8585 -8500	-701.5 -701.5	145 146	D12 D11	-2890 -2805	-701.5 -701.5
13	G83	-11544	-702.5 -547.5	80	C3P	-8415	-701.5 -701.5	140	D11	-2720	-701.5 -701.5
14	G81	-11520	-702.5	81	C3P	-8330	-701.5	148	D10	-2635	-701.5
15	G79	-11496	-547.5	82	C3N	-8245	-701.5	149	D10	-2550	-701.5
16	G77	-11472	-702.5	83	C3N	-8160	-701.5	150	D9	-2465	-701.5
17	G75	-11448	-547.5	84	C3N	-8075	-701.5	151	D9	-2380	-701.5
18	G73	-11424	-702.5	85	C3N	-7990	-701.5	152	D8	-2295	-701.5
19 20	G71 G69	-11400 -11376	-547.5 -702.5	86 87	VCI VCI	-7905 -7820	-701.5 -701.5	153 154	D8 D7	-2210 -2125	-701.5 -701.5
21	G69 G67	-11376	-702.5 -547.5	88	VCI	-7735	-701.5 -701.5	155	D7	-2125	-701.5 -701.5
22	G65	-11328	-702.5	89	VCI	-7650	-701.5	156	D6	-1955	-701.5
23	G63	-11304	-547.5	90	VGL	-7565	-701.5	157	D6	-1870	-701.5
24	G61	-11280	-702.5	91	VGL	-7480	-701.5	158	D5	-1785	-701.5
25	G59	-11256	-547.5	92	VCHS	-7395	-701.5	159	D5	-1700	-701.5
26	G57	-11232	-702.5	93	VCHS	-7310	-701.5	160	D4	-1615	-701.5
27 28	G55 G53	-11208 -11184	-547.5 -702.5	94 95	VCHS VDDIO	-7225 -7140	-701.5 -701.5	161 162	D4 D3	-1530 -1445	-701.5 -701.5
29	G51	-11160	-547.5	96	GD	-7140	-701.5	163	D3	-1360	-701.5
30	G49	-11136	-702.5	97	VSS	-6970	-701.5	164	D2	-1275	-701.5
31	G47	-11112	-547.5	98	CAD	-6885	-701.5	165	D2	-1190	-701.5
32	G45	-11088	-702.5	99	VDDIO	-6800	-701.5	166	D1	-1105	-701.5
33	G43	-11064	-547.5	100	REV	-6715	-701.5	167	D1	-1020	-701.5
34	G41	-11040	-702.5	101	VSS	-6630	-701.5	168	D0	-935	-701.5
35 36	G39 G37	-11016 -10992	-547.5 -702.5	102 103	GAMAS0 VDDIO	-6545 -6460	-701.5 -701.5	169 170	D0 /RD	-850 -765	-701.5 -701.5
37	G35	-10992	-547.5	103	GAMAS1	-6375	-701.5	171	/RD	-680	-701.5
38	G33	-10944	-702.5	105	VSS	-6290	-701.5	172	/WR	-595	-701.5
39	G31	-10920	-547.5	106	GAMAS2	-6205	-701.5	173	/WR	-510	-701.5
40	G29	-10896	-702.5	107	VDDIO	-6120	-701.5	174	DC	-425	-701.5
41	G27	-10872	-547.5	108	BGR	-6035	-701.5	175	DC	-340	-701.5
42 43	G25	-10848	-702.5	109	VSS TB	-5950	-701.5	176	SDO	-255	-701.5
43	G23 G21	-10824 -10800	-547.5 -702.5	110 111	VDDIO	-5865 -5780	-701.5 -701.5	177 178	SDO SDI	-170 -85	-701.5 -701.5
45	G19	-10776	-547.5	112	RL	-5695	-701.5	179	SDI	0	-701.5
46	G17	-10752	-702.5	113	VSS	-5610	-701.5	180	SCK	85	-701.5
47	G15	-10728	-547.5	114	REGVDD	-5525	-701.5	181	SCK	170	-701.5
48	G13	-10704	-702.5	115	VDDIO	-5440	-701.5	182	/CS	255	-701.5
49	G11	-10680	-547.5	116	PS2	-5355 5370	-701.5	183	/CS	340	-701.5
50 51	G9 G7	-10656 -10632	-702.5 -547.5	117 118	VSS PS1	-5270 -5185	-701.5 -701.5	184 185	WSYNC WSYNC	425 510	-701.5 -701.5
52	G5	-10632	-702.5	119	VDDIO	-5100	-701.5 -701.5	186	TESTA	595	-701.5 -701.5
53	G3	-10584	-547.5	120	PS0	-5015	-701.5	187	TESTB	680	-701.5
54	G1	-10560	-702.5	121	PS3	-4930	-701.5	188	TESTC	765	-701.5
55	DUMMY	-10536	-547.5	122	SHUT	-4845	-701.5	189	EXTCLK	850	-701.5
56	NC NC	-10512	-702.5	123	CM (DEC	-4760	-701.5	190	LVVDD	935	-701.5
57 58	NC DUMMY	-10488 -10285	-547.5 -701.5	124 125	/RES /RES	-4675 -4590	-701.5 -701.5	191 192	LVVDD VDD	1020 1105	-701.5 -701.5
59	VCOM	-10200	-701.5 -701.5	125	VSYNC	-4590 -4505	-701.5 -701.5	192	VDD	1190	-701.5 -701.5
60	VCOM	-10115	-701.5	127	VSYNC	-4420	-701.5	194	LVVDDR	1275	-701.5
61	NC	-10030	-701.5	128	HSYNC	-4335	-701.5	195	LVVDDR	1360	-701.5
62	VGH	-9945	-701.5	129	HSYNC	-4250	-701.5	196	VDDRAM	1445	-701.5
63	VGH	-9860	-701.5	130	DOTCLK	-4165	-701.5	197	VDDRAM	1530	-701.5
64	VGH	-9775	-701.5	131	DOTCLK	-4080	-701.5	198	VDDEXT	1615	-701.5
65 66	VGH C2P	-9690 -9605	-701.5 -701.5	132 133	DEN DEN	-3995 -3910	-701.5 -701.5	199 200	VDDEXT VDDEXT	1700 1785	-701.5 -701.5
67	C2P C2P	-9520	-701.5 -701.5	133	DEN D17	-3910	-701.5 -701.5	200	VDDEXT	1870	-701.5 -701.5
	OZI.	3320	701.0	104	ווט	3023	701.5	201	↓ DDLNI	1070	701.0

 SSD1289 Series
 Rev 0.32
 P 5/60
 Dec 2005

 Solomon Systech

202			Y-pos	Pad#	Signal	X-pos	Y-pos	Pad#	Signal	X-pos	Y-pos
	VSSRC	1955	-701.5	269	VCIX2	7650	-701.5	336	G64	11328	-702.5
203	VSSRC	2040	-701.5	270	CYP	7735	-701.5	337	G66	11352	-547.5
204	CDUM0	2125	-701.5	271	CYP	7820	-701.5	338	G68	11376	-702.5
205	CDUM0	2210	-701.5	272	CYP	7905	-701.5	339	G70	11400	-547.5
206	CDUM1	2295	-701.5	273	CYP	7990	-701.5	340	G72	11424	-702.5
207 208	CDUM1 VSS	2380 2465	-701.5 -701.5	274 275	CYP CYP	8075	-701.5 -701.5	341 342	G74	11448 11472	-547.5 -702.5
208	VSS	2550	-701.5 -701.5	276	CYP	8160 8245	-701.5 -701.5	343	G76 G78	11472	-702.5 -547.5
210	VSS	2635	-701.5	277	CYN	8330	-701.5	344	G80	11520	-702.5
211	VSS	2720	-701.5	278	CYN	8415	-701.5	345	G82	11544	-547.5
212	VSS	2805	-701.5	279	CYN	8500	-701.5	346	G84	11568	-702.5
213	VSS	2890	-701.5	280	CYN	8585	-701.5	347	G86	11592	-547.5
214	VSS	2975	-701.5	281	CYN	8670	-701.5	348	THROUGH3	11616	-702.5
215	VSS	3060	-701.5	282	VCHS	8755	-701.5	349	THROUGH4	11640	-547.5
216	AVSS	3145	-701.5	283	VCHS	8840	-701.5	350	NC	11664	-702.5
217	AVSS	3230	-701.5	284	VCHS	8925	-701.5	351	NC	11712	-702.5
218	AVSS	3315	-701.5	285	VCHS	9010	-701.5	352	NC	11760	-702.5
219	AVSS	3400	-701.5	286	VCHS	9095	-701.5	353	NC NC	11808	-702.5
220 221	AVSS AVSS	3485 3570	-701.5 -701.5	287 288	VCHS CXN	9180 9265	-701.5 -701.5	354 355	NC NC	11856 11880	-702.5
222	VDDIO		-701.5 -701.5	289	CXN	9350	-701.5 -701.5	356	NC NC	11904	-547.5 -702.5
222	VDDIO	3655 3740	-701.5 -701.5	289	CXN	9350	-701.5 -701.5	356	NC NC	11904	-702.5 -547.5
224	VDDIO	3825	-701.5 -701.5	290	CXP	9520	-701.5 -701.5	358	DUMMY	11736	702.5
225	VDDIO	3910	-701.5	292	CXP	9605	-701.5	359	VGL	11712	547.5
226	VCI	3995	-701.5	293	CXP	9690	-701.5	360	DUMMY	11688	702.5
227	VCI	4080	-701.5	294	VGOFFH	9775	-701.5	361	DUMMY	11664	547.5
228	VCI	4165	-701.5	295	VGOFFH	9860	-701.5	362	THROUGH5	11640	702.5
229	VCI	4250	-701.5	296	VCOM	9945	-701.5	363	THROUGH6	11616	547.5
230	VCI	4335	-701.5	297	VCOM	10030	-701.5	364	G88	11592	702.5
231	VCI	4420	-701.5	298	VCOM	10115	-701.5	365	G90	11568	547.5
232	VCIP	4505	-701.5	299	VCOM	10200	-701.5	366	G92	11544	702.5
233	VCIP	4590	-701.5	300	VCOMR	10285	-701.5	367	G94	11520	547.5
234	VCIP	4675	-701.5	301	NC	10488	-547.5	368	G96	11496	702.5
235 236	VCIP VGOFFHL	4760 4845	-701.5 -701.5	302 303	NC GTESTR	10512 10536	-702.5 -547.5	369 370	G98 G100	11472 11448	547.5 702.5
237	VGOFFHL	4930	-701.5 -701.5	303	G0	10550	-702.5	371	G100	11446	547.5
238	NC NC	5015	-701.5	305	G2	10584	-547.5	372	G104	11400	702.5
239	NC	5100	-701.5	306	G4	10608	-702.5	373	G106	11376	547.5
240	VLCD63	5185	-701.5	307	G6	10632	-547.5	374	G108	11352	702.5
241	VLCD63	5270	-701.5	308	G8	10656	-702.5	375	G110	11328	547.5
242	VLCD63	5355	-701.5	309	G10	10680	-547.5	376	G112	11304	702.5
243	VLCD63	5440	-701.5	310	G12	10704	-702.5	377	G114	11280	547.5
244	VCOML	5525	-701.5	311	G14	10728	-547.5	378	G116	11256	702.5
245	VCOML	5610	-701.5	312	G16	10752	-702.5	379	G118	11232	547.5
246	VCOML	5695	-701.5	313	G18	10776	-547.5	380	G120	11208	702.5
247	VCOML	5780	-701.5 -701.5	314	G20	10800	-702.5	381 382	G122	11184	547.5 702.5
248 249	VCOMH VCOMH	5865 5950	-701.5 -701.5	315 316	G22 G24	10824 10848	-547.5 -702.5	382	G124 G126	11160 11136	702.5 547.5
250	VCOMH	6035	-701.5 -701.5	316	G24 G26	10848	-702.5 -547.5	383	G128	111136	702.5
251	VCOMH	6120	-701.5 -701.5	318	G28	10872	-702.5	385	G128	11088	547.5
252	VCIM	6205	-701.5	319	G30	10920	-547.5	386	G132	11064	702.5
253	VCIM	6290	-701.5	320	G32	10944	-702.5	387	G134	11040	547.5
254	VCIM	6375	-701.5	321	G34	10968	-547.5	388	G136	11016	702.5
255	VCIM	6460	-701.5	322	G36	10992	-702.5	389	G138	10992	547.5
256	NC	6545	-701.5	323	G38	11016	-547.5	390	G140	10968	702.5
257	NC	6630	-701.5	324	G40	11040	-702.5	391	G142	10944	547.5
258	VCI	6715	-701.5	325	G42	11064	-547.5	392	G144	10920	702.5
259	VCI	6800	-701.5	326	G44	11088	-702.5	393	G146	10896	547.5
260	VCI	6885	-701.5	327	G46	11112	-547.5	394	G148	10872	702.5
261 262	VCI VCIX2J	6970 7055	-701.5 -701.5	328 329	G48 G50	11136 11160	-702.5 -547.5	395 396	G150 G152	10848 10824	547.5 702.5
262	VCIX2J VCIX2J	7055	-701.5 -701.5	330	G50 G52	11184	-547.5 -702.5	396	G152 G154	10824	702.5 547.5
264	VCIX23 VCIX2G	7140	-701.5 -701.5	331	G52 G54	11208	-702.5 -547.5	398	G154 G156	10776	702.5
265	VCIX2G VCIX2G	7310	-701.5	332	G56	11232	-702.5	399	G158	10770	547.5
266	VCIX2	7395	-701.5	333	G58	11256	-547.5	400	G160	10732	702.5
	VCIX2	7480	-701.5	334	G60	11280	-702.5	401	G162	10704	547.5
267						11304	-547.5	402	G164		•

 Solomon Systech
 Dec 2005
 P 6/60
 Rev 0.32
 SSD1289 Series

Pad#	Signal	X-pos	Y-pos	Pad#	Signal	X-pos	Y-pos	Pad#	Signal	X-pos	Y-pos
403	G166	10656	547.5	470	G300	9048	702.5	537	S669	7440	547.5
404	G168	10632	702.5	471	G302	9024	547.5	538	S668	7416	702.5
405	G170	10608	547.5	472	G304	9000	702.5	539	S667	7392	547.5
406	G172	10584	702.5	473	G306	8976	547.5	540	S666	7368	702.5
407	G174	10560	547.5	474	G308	8952	702.5	541	S665	7344	547.5
408	G176	10536	702.5	475	G310	8928	547.5	542	S664	7320	702.5
409	G178	10512	547.5	476	G312	8904	702.5	543	S663	7296	547.5
410	G180	10488	702.5	477	G314	8880	547.5	544	S662	7272	702.5
411 412	G182 G184	10464 10440	547.5 702.5	478 479	G316 G318	8856 8832	702.5 547.5	545 546	S661 S660	7248 7224	547.5 702.5
413	G186	10440	547.5	480	DUMMY	8808	702.5	547	S659	7200	547.5
414	G188	10392	702.5	481	DUMMY	8784	547.5	548	S658	7176	702.5
415	G190	10368	547.5	482	VCOM	8760	702.5	549	S657	7152	547.5
416	G192	10344	702.5	483	VCOM	8736	547.5	550	S656	7128	702.5
417	G194	10320	547.5	484	DUMMY	8712	702.5	551	S655	7104	547.5
418	G196	10296	702.5	485	DUMMY	8688	547.5	552	S654	7080	702.5
419	G198	10272	547.5	486	DUMMY	8664	702.5	553	S653	7056	547.5
420	G200	10248	702.5	487	S719	8640	547.5	554	S652	7032	702.5
421	G202	10224	547.5	488	S718	8616	702.5	555	S651	7008	547.5
422	G204	10200	702.5	489	S717	8592	547.5	556	S650	6984	702.5
423 424	G206 G208	10176 10152	547.5 702.5	490 491	S716 S715	8568 8544	702.5 547.5	557 558	S649 S648	6960 6936	547.5 702.5
425	G210	10132	547.5	491	S713	8520	702.5	559	S647	6912	547.5
426	G212	10104	702.5	493	S713	8496	547.5	560	S646	6888	702.5
427	G214	10080	547.5	494	S712	8472	702.5	561	S645	6864	547.5
428	G216	10056	702.5	495	S711	8448	547.5	562	S644	6840	702.5
429	G218	10032	547.5	496	S710	8424	702.5	563	S643	6816	547.5
430	G220	10008	702.5	497	S709	8400	547.5	564	S642	6792	702.5
431	G222	9984	547.5	498	S708	8376	702.5	565	S641	6768	547.5
432	G224	9960	702.5	499	S707	8352	547.5	566	S640	6744	702.5
433	G226	9936	547.5	500	S706	8328	702.5	567	S639	6720	547.5
434 435	G228 G230	9912 9888	702.5 547.5	501 502	S705 S704	8304 8280	547.5 702.5	568 569	S638 S637	6696 6672	702.5
436	G232	9864	702.5	502	S704 S703	8256	547.5	570	S636	6648	547.5 702.5
437	G234	9840	547.5	504	S702	8232	702.5	571	S635	6624	547.5
438	G236	9816	702.5	505	S701	8208	547.5	572	S634	6600	702.5
439	G238	9792	547.5	506	S700	8184	702.5	573	S633	6576	547.5
440	G240	9768	702.5	507	S699	8160	547.5	574	S632	6552	702.5
441	G242	9744	547.5	508	S698	8136	702.5	575	S631	6528	547.5
442	G244	9720	702.5	509	S697	8112	547.5	576	S630	6504	702.5
443	G246	9696	547.5	510	S696	8088	702.5	577	S629	6480	547.5
444	G248	9672	702.5	511	S695	8064	547.5	578	S628	6456	702.5
445	G250	9648	547.5	512	S694	8040	702.5	579	S627	6432	547.5
446 447	G252 G254	9624 9600	702.5 547.5	513 514	S693 S692	8016 7992	547.5 702.5	580 581	S626 S625	6408 6384	702.5 547.5
448	G254 G256	9576	702.5	515	S691	7968	547.5	582	S624	6360	702.5
449	G258	9552	547.5	516	S690	7944	702.5	583	S623	6336	547.5
450	G260	9528	702.5	517	S689	7920	547.5	584	S622	6312	702.5
451	G262	9504	547.5	518	S688	7896	702.5	585	S621	6288	547.5
452	G264	9480	702.5	519	S687	7872	547.5	586	S620	6264	702.5
453	G266	9456	547.5	520	S686	7848	702.5	587	S619	6240	547.5
454	G268	9432	702.5	521	S685	7824	547.5	588	S618	6216	702.5
455	G270	9408	547.5	522	S684	7800	702.5	589	S617	6192	547.5
456	G272	9384	702.5	523	S683	7776	547.5	590	S616	6168	702.5
457	G274	9360	547.5	524	S682	7752	702.5	591	S615	6144	547.5
458 459	G276 G278	9336	702.5	525 526	S681	7728 7704	547.5 702.5	592 593	S614	6120	702.5
460	G278 G280	9312 9288	547.5 702.5	526	S680 S679	7680	702.5 547.5	593	S613 S612	6096 6072	547.5 702.5
461	G282	9264	547.5	528	S678	7656	702.5	595	S611	6048	547.5
462	G284	9240	702.5	529	S677	7632	547.5	596	S610	6024	702.5
463	G286	9216	547.5	530	S676	7608	702.5	597	S609	6000	547.5
464	G288	9192	702.5	531	S675	7584	547.5	598	S608	5976	702.5
465	G290	9168	547.5	532	S674	7560	702.5	599	S607	5952	547.5
466	G292	9144	702.5	533	S673	7536	547.5	600	S606	5928	702.5
467	G294	9120	547.5	534	S672	7512	702.5	601	S605	5904	547.5
468	G296	9096	702.5	535	S671	7488	547.5	602	S604	5880	702.5
469	G298	9072	547.5	536	S670	7464	702.5	603	S603	5856	547.5

 SSD1289 Series
 Rev 0.32
 P 7/60
 Dec 2005

 Solomon Systech

Geo.	Pad#	Signal	X-pos	Y-pos	Pad#	Signal	X-pos	Y-pos	Pad#	Signal	X-pos	Y-pos
GOB	604	S602	5832	702.5	671	S535	4224	547.5	738	S468	2616	702.5
GOT S599 5760 S47.5 G74 S532 4152 702.5 741 S446 2240 G09 S599 5773 702.5 G75 S531 4128 S47.5 742 S4464 2220 G09 S597 S712 S47.5 G76 S520 4104 702.5 743 S443 3423 2427 G11 S595 S596 S698 702.5 G77 S520 4400 547.5 744 S4462 2427 G11 S595 S594 S640 702.5 G79 S522 4409 547.5 744 S4462 2427 G11 S595 S594 S640 702.5 G79 S527 4032 S47.5 746 S440 2424 G12 S595 S594 S640 702.5 G79 S527 4032 S47.5 746 S440 2424 G13 S593 S592 702.5 G81 S525 S409 702.5 747 S459 2426 G13 S593 S592 702.5 G81 S525 S944 S47.5 748 S4461 2426 G13 S593 S594 S640 702.5 G81 S525 S944 S47.5 748 S4467 2325 G15 S591 S596 S47.5 G82 S524 S524 S960 F02.5 749 S457 S326 G17 S589 S520 S47.5 G83 S523 S998 S47.5 750 S466 2328 G17 S589 S520 S47.5 G84 S522 S912 702.5 751 S456 2328 G17 S589 S520 S47.5 G85 S521 S888 S47.5 F75 S464 2280 G19 S587 S47.2 G88 S521 S886 S47.5 F75 S464 2280 G19 S587 S47.5 G88 S521 S886 S47.5 F75 S464 2280 G19 S586 S484 702.5 G87 S519 S460 S47.5 G89 S519 S460 S47.5 G89 S519 S460 S47.5 F75 S461 2280 G22 S584 S400 702.5 G89 S511 S746 S47.5 G89 S517 S792 S47.5 F75 S461 2280 G22 S584 S400 702.5 G89 S517 S792 S47.5 F75 S460 2218 G22 S584 S400 702.5 G89 S517 S792 S47.5 F75 S461 2280 G22 S584 S400 702.5 G89 S511 S746 S47.5 F75 S448 2138 G22 S589 S487 S795 S47.5 G99 S510 S74.5 S795 S447 S448 G22 S589 S47.5 G99 S510 S74.5 S795 S447 S448 G22 S577 S448 S47.5 G99 S577 S590 S47.5 G99 S577 S590 S47.5 G99 S500 S500 S520 F72.5 F75 S441 S486 G22 S574 S590 F76 S69 S69 S600	605	S601	5808	547.5	672	S534	4200	702.5	739	S467	2592	547.5
G08								547.5		S466	2568	702.5
609 5597 5712 547.5 676 5530 4104 702.5 743 5483 2487 2487 6110 5596 5698 702.5 677 5520 4406 547.5 744 5440 2427 6111 5595 5664 547.5 678 5528 4406 547.5 746 5440 2424 6113 5595 5664 547.5 678 5527 4403 547.5 746 5440 2424 6113 5590 5616 547.5 680 5527 4403 547.5 746 5440 2424 6113 5590 5616 547.5 680 5526 4408 702.5 747 5450 2424 6113 5590 5592 702.5 681 5555 3644 547.5 746 5440 2424 6113 5590 5544 702.5 681 5555 3644 547.5 746 5446 2424 6113 5590 5544 702.5 681 5552 5324 3690 702.5 749 5467 2252 611 5550 5568 5570 5544 702.5 683 5552 3681 547.5 755 5465 2252 611 5569 5544 702.5 683 5552 3681 547.5 755 5465 2252 6113 5569 547.5 685 5521 5685 5522 3684 547.5 755 5485 2252 6113 5569 547.5 687.5 688 5522 3684 702.5 757 5485 2252 622 5252 622 5252 687.5 688 5522 3684 702.5 753 3433 2256 622 5352 687.5 688 5518 3616 702.5 753 3433 2256 622 3588 5448 702.5 687 3518 3616 702.5 755 3451 2266 622 3588 5448 702.5 689 3517 3792 577.5 756 8430 2266 622 3588 5400 702.5 689 3517 3792 577.5 756 8430 2266 622 3583 576 547.5 690 5516 3788 702.5 757 5484 2266 622 5589 5526 570.5 691 5515 3744 570.7 702.5 769 3446 2266 622 5589 5526 570.5 693 5513 3608 577.5 760 3446 2266 622 5589 5528 577.5 693 5513 3698 577.5 760 3446 2266 622 5589 5526 577.5 693 5513 3698 577.5 760 3446 2266 622 5589 5526 577.5 693 5513 3698 577.5 760 3446 2266 622 5589 5526 577.5 693 5513 3698 577.5 760 3446 2266 622 5589 5526 577.5 693 5513 3698 577.5 760 3446 2266 622 5589 552											2544	547.5
610 S596 5684 547.5 678 S520 4080 547.5 744 S482 2472 611 S595 5684 547.5 678 S520 4080 570.5 745 S446 2486 612 S594 5640 702.5 679 S527 4032 547.5 746 S460 2400 614 S590 5616 547.5 680 S526 4080 702.5 747 S4869 2400 614 S590 5616 547.5 680 S526 4080 702.5 747 S4869 2400 615 S591 5520 702.5 681 S525 3984 547.5 748 S460 2400 616 S590 5514 702.5 683 S526 3980 702.5 748 S457 278 615 S591 5586 547.5 682 S524 3980 702.5 749 S458 2228 617 S598 540 702.5 683 S522 S524 3980 702.5 749 S456 2208 618 S590 5644 702.5 683 S522 S524 3980 702.5 751 S445 2208 619 S598 5400 702.5 685 S521 3986 547.5 750 S456 2208 619 S598 5400 702.5 685 S521 3986 547.5 752 S454 2208 619 S598 5400 702.5 687 S591 3400 547.5 752 S454 2208 620 S598 5448 702.5 687 S591 3400 547.5 755 S451 2208 621 S595 5424 677.5 688 S518 3918 702.5 755 S451 2208 622 S594 5400 702.5 689 S517 3792 547.5 756 S450 2184 623 S583 S578 S47.5 699 S516 3788 702.5 757 S449 2108 624 S582 5578 547.6 699 S516 3788 702.5 757 S449 2108 625 S595 5444 547.5 699 S516 3788 702.5 757 S449 2108 626 S591 S591 S500 S578 S522 702.5 699 S516 3788 570.5 757 S449 2108 626 S591 S591 S520 702.5 699 S516 3788 702.5 757 S449 2108 627 S579 S580 S60 S47.5 699 S516 3788 702.5 757 S449 2108 628 S591 S500 S504 702.5 693 S511 3808 547.5 758 S444 2004 629 S577 S280 F07.5 699 S511 370.5 757 758 S449 2108 629 S578 S526 702.5 699 S511 3808 547.5 760 S441 2008 629 S577 S280 F07.5 699 S511 3808 547.5 760 S442 2008 629 S577 S280 F07.5 699 S511 3808 547.5 760 S444 2004 629 S577 S280 F07.5 699 S511 3809 S517 702.5 769 S441 2008 629 S577 S280 F07.5 699 S510 302.4 702.5 769 S441 2008 630 S576 S280 F07.5 699 S510 302.4 702.5 769 S441 2008 631 S575 S184 S407 F07.5 699 S510 302.4 702.5 769 S441 2008 632 S577 S280 F07.5 699 S510 302.4 702.5 769 S441 2008 633 S576 S280 F07.5 699 S510 302.4 702.5 769 S441 2008 634 S575 F07.5 580 F07.5 699 S510 302.4 702.5 769 S441 2008 635 S576 S280 F07.5 699 S510 302.4 702.5 769 S441 2008 636 S577 S280 F07.5 699 S510 302.4 702.5 769 S441 2008 637 S589 S60 F07.5 760 F07.5 760 S500 328												702.5
G11												547.5
612 SS94 S640 702.5 679 SS27 4032 S47.5 746 S469 2424												702.5 547.5
613 SS92 5592 702.5 681 SS26 4008 702.5 747 S459 2400 614 SS92 5592 702.5 681 SS25 3984 547.5 748 S458 2370 615 SS91 5598 547.5 682 SS24 3980 702.5 751 S456 2328 617 SS99 5544 702.5 683 SS23 3938 547.5 790 S456 2328 617 SS99 5544 702.5 683 SS22 3912 702.5 751 S455 2304 618 SS88 S406 702.5 683 SS21 3888 547.5 790 S456 2328 619 SS87 547.5 686 SS52 SS21 3888 547.5 752 S454 2280 619 SS87 547.5 686 SS52 SS20 S524 75.5 751 S455 2304 620 SS88 S448 702.5 687 S599 3840 547.5 758 S456 2228 621 SS88 S521 SS22 SS28 S528 S528 S528 S528 S528 S528												702.5
G14 SS92 5592 702.5 681 SS25 3984 547.5 748 S458 2376 615 SS901 5568 547.5 682 SS24 3980 702.5 749 S456 2328 616 S590 5574 702.5 683 SS23 3936 547.5 750 S456 2328 617 S589 S520 S47.5 684 S522 3912 702.5 771 S455 2394 618 S589 S520 S47.5 684 S522 3912 702.5 772 S456 2328 619 S589 S520 S47.5 684 S520 S47.5 686 S520 3888 547.5 754 S453 2268 620 S586 S448 702.5 687 S519 3840 547.5 754 S453 2268 622 S564 S400 702.5 688 S518 3816 702.5 755 S451 2268 622 S564 S400 702.5 689 S517 3792 S47.5 756 S450 2268 622 S585 S527 S525 691 S515 S47.4 S47.5 758 S448 2108 623 S585 S576 S47.5 689 S516 3768 702.5 757 S448 2108 623 S585 S576 S47.5 689 S516 3768 702.5 757 S448 2108 622 S586 S526												547.5
G16												702.5
617 S889 5520 547.5 684 S522 3912 702.5 751 S455 2304 618 S588 5496 702.5 685 S521 3864 702.5 753 S453 2266 619 S587 5472 547.5 686 S521 3864 702.5 753 S453 2256 620 S866 5448 702.5 687 S519 3840 547.5 754 S452 2232 621 S866 5448 702.5 687 S519 3840 547.5 754 S452 2232 622 S564 5400 702.5 689 S518 3816 702.5 755 S451 2230 622 S564 5400 702.5 689 S518 3816 702.5 756 S450 2184 623 S583 5576 547.5 680 S518 3816 702.5 756 S450 2184 624 S582 5352 702.5 691 S515 3744 547.5 756 S448 2186 625 S581 5328 547.5 692 S514 3720 702.5 757 S8 S448 2186 626 S580 5504 702.5 693 S513 3806 547.5 760 S446 2086 627 S579 5280 547.5 693 S513 3806 547.5 760 S446 2086 628 S580 5504 502.5 695 S514 3812 3872 702.5 760 S444 2066 629 S577 5232 547.5 696 S510 3624 702.5 763 S449 2166 629 S577 5232 547.5 696 S510 3624 702.5 763 S449 2166 629 S577 5230 547.5 696 S510 3624 702.5 763 S448 2086 629 S577 5232 547.5 696 S510 3624 702.5 763 S448 2086 630 S576 5206 702.5 696 S510 3624 702.5 763 S448 2066 631 S576 5206 702.5 697 S509 3600 547.5 762 S444 2066 632 S577 5232 547.5 696 S510 3624 702.5 763 S443 2016 633 S576 5506 702.5 697 S509 3600 547.5 765 S441 1986 633 S576 5508 702.5 697 S509 3600 547.5 765 S441 1986 633 S576 5508 702.5 697 S509 3600 547.5 765 S441 1986 633 S576 5508 702.5 698 S500 3528 77.5 765 S441 1986 634 S577 5184 547.5 700 S506 352 547.5 765 S441 1986 635 S574 5160 702.5 769 S509 3600 547.5 765 S441 1986 636 S574 5160 702.5 701 S505 3504 3400 702.5 776 S439 1920 631 S575 508 547.5 700 S506 352 547.5 766 S440 1944 633 S576 5406 702.5 701 S505 3504 547.5 770 S439 1920 634 S577 508 547.5 760 702.5 703 S504 547.5 769 S439 1920 635 S577 508 547.5 760 548 547.5 700 S506 352 547.5 766 S440 1944 643 S562 4872 702.5 701 S409 300 547.5 771 S439 1920 644 S566 486 5016 702.5 703 S504 547.5 769 S439 1920 655 S577 508 540 547.5 700 S506 S500 S507 702.5 765 S431 1920 656 S560 S560 S560 S560 S560 S560 S560 S											2352	547.5
618 S588 5496 702.5 685 S521 3888 547.5 752 S454 2280 619 S587 5472 547.5 688 S520 3884 702.5 753 8453 225 621 S586 5448 702.5 687 S519 3840 547.5 754 S452 2232 621 S586 5400 702.5 689 S517 375 755 S451 220 622 S586 5400 702.5 689 S517 547.5 766 S450 224 623 S583 5376 547.5 680 S516 3788 702.5 757 S449 2160 624 S589 5304 702.5 693 S514 3720 702.5 759 S447 210 626 S580 5304 702.5 693 S511 378.4 547.5 761 S442 2040	616	S590	5544	702.5	683	S523	3936	547.5	750	S456	2328	702.5
619	617	S589	5520	547.5	684	S522	3912	702.5	751	S455	2304	547.5
620 S586 5448 702.5 687 S519 3840 547.5 754 8452 2228 621 S585 5424 547.5 688 S818 3816 3765 545 2208 622 S584 5400 702.5 689 S517 3792 547.5 756 S450 2184 624 S584 5532 702.5 691 S516 3768 702.5 757 5849 2186 625 S581 5328 547.5 692 S514 3720 702.5 759 8447 2112 626 S530 5304 702.5 693 S514 3720 702.5 759 8447 2118 628 S579 5280 547.5 696 S511 3672 702.5 763 8442 2040 629 S576 5225 547.5 696 S510 3624 702.5 763 3443 2016 <td>618</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>2280</td> <td>702.5</td>	618										2280	702.5
621 S585 5424 547.5 688 S518 3816 702.5 755 S451 220 622 S584 5400 702.5 689 S517 3792 547.5 756 S450 2184 623 S583 5376 547.5 690 S516 3768 702.5 757 S449 2160 624 S582 5352 702.5 601 S516 37744 547.5 798 8447 2112 626 S580 5304 702.5 693 S513 3698 647.5 760 8446 208 627 S579 5220 547.5 694 S812 3872 702.5 761 S445 204 628 S578 5286 702.5 695 S511 3648 547.5 762 3444 2040 628 S577 5232 547.5 696 S510 3624 702.5 767 5449 <td></td> <td>547.5</td>												547.5
622 S584 5400 702.5 689 S517 3792 547.5 756 8450 218 623 S583 5376 547.5 690 S816 3768 702.5 757 S449 2160 624 S582 5352 702.5 691 S515 3744 547.5 758 S448 2136 626 S581 5328 547.5 692 S514 3720 702.5 759 S447 2112 626 S580 5304 702.5 693 S513 3690 547.5 760 S446 208 628 S579 5290 547.5 694 S512 3672 702.5 761 S445 204 628 S577 5232 547.5 696 S510 3624 702.5 763 S442 204 633 S576 5208 702.5 697 S509 3600 547.5 763 S441												702.5
623 \$583 \$576 \$449 2160 624 \$582 \$5352 702.5 691 \$515 3764 752.5 757 \$449 2106 625 \$581 \$532 \$77.5 693 \$514 3720 702.5 759 \$447 2112 626 \$580 \$504 702.5 693 \$513 3696 \$47.5 760 \$446 2088 627 \$579 \$5280 \$47.5 694 \$512 3672 702.5 761 \$445 2044 628 \$578 \$5266 702.5 695 \$511 3648 \$47.5 762 \$444 2040 629 \$577 \$5232 \$47.5 696 \$511 3648 \$47.5 762 \$444 2040 631 \$575 \$5208 702.5 697 \$509 3600 \$47.5 764 \$442 1942 632 \$574 \$160 \$702.												547.5
624 \$582 \$532 702.5 691 \$515 3744 \$47.5 758 \$448 2136 625 \$581 5328 \$47.5 692 \$514 3720 702.5 759 \$447 2112 626 \$589 \$5304 702.5 693 \$513 3696 \$47.5 760 \$446 2088 627 \$579 \$280 \$47.5 694 \$511 3672 702.5 761 \$445 2064 628 \$512 3672 702.5 761 \$444 2040 628 \$513 \$484 \$2040 628 \$5131 \$445 \$47.5 762 \$444 2040 629 \$877 \$5232 \$47.5 696 \$810 3624 702.5 763 \$443 2016 629 \$577 \$525 \$47.5 762 \$444 2040 444 444 440 444 444 444 444 444 444 444 444 444 444												702.5
625 \$581 \$328 \$47.5 692 \$514 3720 702.5 759 \$447 2112 626 \$880 \$304 702.5 693 \$813 3696 \$47.5 760 \$446 2088 628 \$578 \$526 702.5 695 \$511 3648 \$47.5 762 \$444 2040 629 \$577 \$232 \$47.5 696 \$511 3648 \$47.5 763 \$443 2016 630 \$576 \$208 702.5 697 \$509 3600 \$47.5 764 \$442 1992 631 \$575 \$5184 \$47.5 698 \$509 3600 \$47.5 766 \$441 1982 632 \$574 \$160 702.5 698 \$507 3552 \$47.5 766 \$441 1982 6332 \$574 \$170 \$505 \$504 \$47.5 768 \$433 1898 <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>547.5 702.5</td></t<>												547.5 702.5
626 SS60 5304 702.5 693 SS13 3696 547.5 760 S446 2088 627 SS79 5280 547.5 694 SS12 367.2 702.5 761 S445 2064 628 SS78 5226 702.5 695 S511 3648 547.5 762 S444 2040 629 SS77 5232 547.5 696 S510 3624 702.5 763 S443 2016 630 SS76 5208 702.5 697 S509 3600 547.5 765 S441 1968 631 SS75 5184 547.5 698 S508 3576 702.5 765 S441 1968 632 SS74 5160 702.5 699 S507 3522 547.5 766 S440 1944 633 SS71 5112 702.5 701 S506 3528 702.5 766 S438<												547.5
627 S579 5280 547.5 694 \$512 3672 702.5 761 \$445 2084 628 \$578 5286 702.5 695 \$511 3648 547.5 762 \$444 2040 629 \$577 5232 \$47.5 696 \$510 3624 702.5 763 \$443 2016 630 \$576 5208 702.5 698 \$509 3500 \$47.5 764 \$442 1992 631 \$575 5104 \$47.5 698 \$508 3576 702.5 765 \$441 1988 632 \$574 \$5160 702.5 699 \$507 3552 \$47.5 766 \$440 1944 633 \$573 \$5136 \$47.5 700 \$506 3528 702.5 769 \$439 1920 634 \$5571 \$508 \$547.5 701 \$505 3504 \$47.7 708 \$4											2088	702.5
628 S578 5266 702.5 695 S511 3848 547.5 762 S444 2040 629 S577 5232 547.5 696 S510 3624 702.5 763 S443 2016 630 S576 5208 702.5 697 5509 3600 547.5 764 S442 1992 631 S575 5184 547.5 698 S508 3576 765 S441 1988 632 S574 5190 702.5 699 S507 3552 547.5 766 S440 1948 633 S573 5116 702.5 700 S506 3528 702.5 767 S439 1920 634 S572 5112 702.5 701 S506 3504 747.5 768 S438 1896 335 S571 5088 547.5 701 S506 3404 702.5 769 S431 1892 <td></td> <td>547.5</td>												547.5
630 S576 5208 702.5 697 \$509 3600 547.5 764 \$442 1992 631 S575 5184 547.5 698 \$508 3576 702.5 765 \$4441 1986 632 S574 5160 702.5 699 \$507 3552 \$47.5 766 \$440 1944 633 \$573 \$136 \$47.5 700 \$506 3528 702.5 767 \$439 1920 635 \$571 5088 \$547.5 702 \$504 3480 702.5 768 \$433 1826 635 \$571 5084 547.5 702 \$504 3480 702.5 768 \$433 1826 636 \$570 5064 702.5 703 \$503 3486 547.5 770 \$436 1848 637 \$5699 5040 \$47.5 705 \$500 3432 702.5 771 \$43	628	S578	5256	702.5	695	S511	3648	547.5	762	S444	2040	702.5
631 S575 5184 547.5 698 S508 3576 702.5 765 S441 1968 632 S574 5160 702.5 699 S507 3552 547.5 766 S440 1944 633 S573 5136 547.5 700 S506 3528 702.5 767 S439 1920 634 S572 5112 702.5 701 S505 3504 547.5 768 S438 1896 635 S571 5088 547.5 702 S504 3480 702.5 770 S436 1848 637 S569 5040 547.5 704 S502 3432 702.5 771 S436 1848 637 S569 5040 547.5 704 S502 3432 702.5 771 S435 1824 638 S568 5016 702.5 705 S501 3408 547.5 771 S433 </td <td></td> <td>2016</td> <td>547.5</td>											2016	547.5
632 S574 5160 702.5 699 S507 3552 547.5 766 S440 1944 633 S573 5136 547.5 700 S506 3528 702.5 767 S439 1920 634 S572 5112 702.5 701 S505 3504 547.5 768 S438 1896 635 S571 5088 547.5 702 S504 3480 702.5 769 S437 1872 636 S570 5064 702.5 703 S503 3456 547.5 770 S436 1848 638 S568 5016 702.5 703 S503 3456 547.5 770 S435 1824 638 S568 5016 702.5 705 S501 3408 547.5 772 S434 1800 639 S567 4992 547.5 706 S500 3384 702.5 773 S433 1776 640 S566 4968 702.5 707 <td></td> <td>1992</td> <td>702.5</td>											1992	702.5
633 S573 5136 547.5 700 S506 3528 702.5 767 S439 1920 634 S572 5112 702.5 701 S505 3504 547.5 768 S438 1896 635 S571 5088 547.5 702 S504 3480 702.5 769 S437 1872 636 S570 5064 702.5 703 S503 3456 547.5 770 S436 1848 637 S569 5040 547.5 704 S502 3432 702.5 771 S435 1824 638 S568 5016 702.5 705 S501 3408 547.5 772 S434 1800 639 S567 4992 547.5 706 S500 3384 702.5 773 S433 1776 640 S566 4968 702.5 707 S499 3360 547.5 774 S432 1752 641 S565 4944 547.5 708 S498 3336 702.5 775 S431 1728 642 S564 4920 702.5 709 S497 3312 547.5 776 S430 1704 643 S563 4896 547.5 710 S496 3288 702.5 777 S429 1680 644 S562 4872 702.5 711 S495 3264 547.5 778 S428 1656 646 S560 4824 702.5 711 S495 3264 547.5 778 S428 1656 647 S559 4800 547.5 714 S499 3310 547.5 778 S428 1656 648 S560 4824 702.5 711 S495 3264 547.5 788 S428 1656 649 S566 4968 547.5 710 S496 3288 702.5 777 S429 1680 640 S566 4968 547.5 710 S496 3288 702.5 777 S429 1680 641 S565 4872 702.5 711 S495 3264 547.5 788 S428 1656 643 S563 4896 547.5 710 S496 3288 702.5 777 S429 1680 644 S562 4872 702.5 711 S495 3264 547.5 780 S426 1608 648 S560 4824 702.5 713 S493 3216 547.5 780 S426 1608 649 S559 4800 547.5 714 S492 3192 702.5 781 S425 1584 649 S555 4776 702.5 713 S499 3168 547.5 782 S424 1560 649 S556 4788 702.5 713 S499 3144 702.5 781 S425 1584 652 S554 4680 702.5 713 S499 3144 702.5 781 S425 1584 665 S555 4704 547.5 716 S490 3144 702.5 783 S423 1536 650 S556 4788 702.5 718 S489 3120 547.5 780 S426 1608 652 S554 4680 702.5 713 S489 300 547.5 780 S426 1608 653 S555 4704 547.5 718 S489 300 547.5 780 S426 1608 654 S555 4704 547.5 718 S489 300 547.5 780 S426 1608 655 S551 4668 547.5 718 S489 300 547.5 780 S426 1608 656 S555 4704 547.5 718 S489 3120 547.5 780 S421 1488 652 S554 4680 702.5 713 S489 300 547.5 780 S418 1440 665 S555 4668 547.5 722 S484 3000 702.5 783 S419 1440 665 S555 4668 547.5 728 S480 2904 702.5 789 S411 1320 666 S554 4684 547.5 728 S486 2904 702.5 789 S411 1320 667 S554 4484 547.5 728 S486 2904 702.5 789 S411 1320 668 S544 4440 702.5 729 S477 S880 547.5 799 S411 1324												547.5
634 S572 5112 702.5 701 S505 3504 547.5 768 S438 1896 635 S571 5088 547.5 702 S504 3480 702.5 769 S437 1872 636 S570 5064 702.5 703 S503 3456 547.5 770 S436 1848 637 S569 5040 547.5 704 S502 3432 702.5 771 S435 1824 638 S568 5016 702.5 705 S501 3408 547.5 772 S434 1800 639 S567 4992 547.5 706 S500 3384 702.5 773 S433 1776 640 S566 4968 702.5 707 S499 3360 547.5 774 S432 1752 6411 S565 4944 547.5 708 S498 3336 702.5 775 S431 1728 642 S564 4920 702.5 709 S497 3312 547.5 776 S430 1708 644 S562 4872 702.5 709 S497 3312 547.5 776 S430 1708 644 S562 4872 702.5 711 S495 3264 547.5 778 S428 1656 644 S561 4848 547.5 710 S496 3288 702.5 777 S429 1608 644 S562 4872 702.5 711 S495 3264 547.5 778 S428 1656 648 S560 4824 702.5 713 S493 3216 547.5 778 S427 1632 648 S569 4800 547.5 714 S492 3192 702.5 779 S427 1632 648 S565 4800 547.5 714 S495 3264 547.5 778 S428 1656 648 S560 4824 702.5 713 S493 3216 547.5 788 S428 1656 648 S560 4824 702.5 713 S493 3216 547.5 780 S426 1608 647 S559 4800 547.5 714 S492 3192 702.5 781 S425 1584 648 S565 4824 702.5 713 S493 3216 547.5 780 S426 1608 647 S559 4800 547.5 714 S492 3192 702.5 781 S425 1584 648 S560 4824 702.5 713 S493 3216 547.5 780 S426 1608 648 S560 4824 702.5 713 S493 3216 547.5 780 S426 1608 649 S555 4704 547.5 716 S491 3168 547.5 780 S426 1608 648 S559 4702 571.5 S491 3168 547.5 780 S426 1608 649 S555 4704 547.5 716 S490 3144 702.5 783 S423 1536 650 S556 4728 702.5 717 S489 3120 547.5 786 S421 1488 652 S554 4680 702.5 717 S489 3120 547.5 786 S421 1488 652 S554 4680 702.5 719 S487 3072 547.5 786 S421 1488 652 S554 4680 702.5 719 S487 3072 547.5 786 S421 1488 655 S551 4608 547.5 720 S488 3009 702.5 785 S421 1488 655 S551 4608 547.5 720 S488 3009 702.5 785 S421 1488 655 S554 4680 702.5 719 S487 3072 547.5 788 S421 1488 655 S554 4680 702.5 719 S487 3072 547.5 788 S419 1440 654 S552 4632 702.5 719 S487 3072 547.5 788 S419 1440 654 S554 4484 702.5 729 S488 3000 702.5 787 S419 1440 654 S554 4484 702.5 722 S488 3000 702.5 787 S419 1440 654 S554 4484 702.5 722 S488 3000 702.5 789 S411 12												702.5
635 S571 5088 547.5 702 S504 3480 702.5 769 S437 1872 636 S570 5064 702.5 703 S503 3456 547.5 770 S436 1848 637 S569 5040 547.5 704 S502 3432 702.5 771 S436 1848 638 S568 5016 702.5 705 S501 3408 547.5 772 S434 1800 639 S567 4992 547.5 706 S500 3384 702.5 773 S433 1776 640 S566 4968 702.5 707 S499 3360 547.5 774 S432 1752 641 S566 4968 702.5 709 S497 3312 547.5 776 S430 1704 642 S5604 4920 702.5 709 S497 3312 547.5 776 S430<												547.5 702.5
636 \$570 \$5084 \$702.5 \$703 \$\$503 3456 \$547.5 \$770 \$435 1848 637 \$\$689 \$5040 \$47.5 \$704 \$\$502 3432 \$702.5 \$771 \$435 \$1824 638 \$\$568 \$5016 \$702.5 \$705 \$\$501 3438 \$702.5 \$771 \$4435 \$1824 639 \$\$567 \$4992 \$47.5 \$706 \$500 3384 \$702.5 \$773 \$433 \$1776 640 \$\$566 \$4988 \$702.5 \$707 \$499 3360 \$547.5 \$774 \$432 \$1752 641 \$\$566 \$4944 \$547.5 \$708 \$498 3336 \$702.5 \$775 \$431 \$1728 642 \$\$564 \$4924 \$702.5 \$709 \$497 33112 \$547.5 \$776 \$430 \$1762 644 \$\$563 \$4896 \$547.5 \$710 \$499 3264												547.5
637 \$569 5040 547.5 704 \$502 3432 702.5 771 \$435 1824 638 \$568 5016 702.5 705 \$501 3408 547.5 772 \$434 1800 639 \$5667 4992 547.5 706 \$500 3384 702.5 773 \$433 1776 640 \$566 4968 702.5 707 \$499 3360 547.5 774 \$432 1752 641 \$565 4944 547.5 708 \$498 3336 702.5 775 \$431 1728 642 \$564 4920 702.5 709 \$497 3312 547.5 776 \$430 1704 643 \$563 4896 547.5 710 \$496 3288 702.5 777 \$429 1680 644 \$562 4872 702.5 711 \$495 3264 547.5 778 \$428 1686 645 \$561 4848 547.5 712 <td></td> <td>702.5</td>												702.5
639 S567 4992 547.5 706 S500 3384 702.5 773 S433 1776 640 S566 4988 702.5 707 S499 3360 547.5 774 S432 1752 641 S566 4944 547.5 708 S498 3336 702.5 775 S431 1728 642 S564 4920 702.5 709 S497 3312 547.5 776 S430 1704 643 S563 4896 547.5 710 S496 3288 702.5 777 S429 1680 644 S562 4872 702.5 711 S495 3264 547.5 778 S428 1656 645 S561 4848 547.5 712 S494 3240 702.5 779 S427 1632 646 S560 4824 702.5 713 S493 3216 547.5 780 S426 </td <td></td> <td>547.5</td>												547.5
640 \$5566 4968 702.5 707 \$499 3360 \$547.5 774 \$432 1752 641 \$565 4944 \$47.5 708 \$498 3336 702.5 775 \$431 1728 642 \$564 4920 702.5 709 \$497 3312 \$547.5 776 \$430 1704 643 \$563 4896 \$47.5 710 \$496 3288 702.5 777 \$429 1680 644 \$562 4872 702.5 711 \$495 3264 \$47.5 778 \$428 1656 645 \$561 4848 \$47.5 712 \$494 3240 702.5 779 \$427 1632 646 \$560 4824 702.5 713 \$493 3216 \$47.5 780 \$426 1608 647 \$559 4800 \$47.5 714 \$492 3192 702.5 781 \$42											1800	702.5
641 \$565 4944 547.5 708 \$498 3336 702.5 775 \$431 1728 642 \$564 4920 702.5 709 \$497 3312 547.5 776 \$430 1704 643 \$563 4896 547.5 710 \$496 3288 702.5 777 \$429 1680 644 \$5662 4872 702.5 711 \$495 3264 547.5 778 \$428 1656 645 \$5661 4848 \$547.5 712 \$494 3240 702.5 779 \$427 1632 646 \$560 4824 702.5 713 \$493 3216 547.5 780 \$426 1608 647 \$559 4800 \$547.5 714 \$492 3192 702.5 781 \$425 1584 648 \$558 4776 702.5 715 \$491 3168 547.5 782 \$4	639	S567	4992	547.5	706	S500	3384	702.5	773	S433	1776	547.5
642 S564 4920 702.5 709 S497 3312 547.5 776 S430 1704 643 S563 4896 547.5 710 S496 3288 702.5 777 S429 1680 644 S562 4872 702.5 711 S495 3264 547.5 778 S428 1656 645 S561 4848 547.5 712 S494 3240 702.5 779 S427 1632 646 S560 4824 702.5 713 S493 3216 547.5 780 S426 1608 647 S559 4800 547.5 714 S492 3192 702.5 781 S425 1584 648 S558 4776 702.5 715 S491 3168 547.5 782 S424 1560 649 S557 4752 547.5 716 S490 3144 702.5 783 S423 </td <td>640</td> <td></td> <td>4968</td> <td>702.5</td> <td></td> <td>S499</td> <td>3360</td> <td></td> <td></td> <td></td> <td>1752</td> <td>702.5</td>	640		4968	702.5		S499	3360				1752	702.5
643 S563 4896 547.5 710 S496 3288 702.5 777 S429 1680 644 S562 4872 702.5 711 S495 3264 547.5 778 S428 1656 645 S561 4848 547.5 712 S494 3240 702.5 779 S427 1632 646 S560 4824 702.5 713 S493 3216 547.5 780 S426 1608 647 S559 4800 547.5 714 S492 3192 702.5 781 S425 1584 648 S558 4776 702.5 715 S491 3168 547.5 782 S424 1560 649 S557 4752 547.5 716 S490 3144 702.5 783 S423 1536 650 S556 4728 702.5 717 S489 3120 547.5 784 S422 </td <td></td> <td>1728</td> <td>547.5</td>											1728	547.5
644 \$562 4872 702.5 711 \$495 3264 \$47.5 778 \$428 1656 645 \$561 4848 \$47.5 712 \$494 3240 702.5 779 \$427 1632 646 \$560 4824 702.5 713 \$493 3216 \$47.5 780 \$426 1608 647 \$559 4800 \$47.5 714 \$492 3192 702.5 781 \$425 1584 648 \$558 4776 702.5 715 \$491 3168 547.5 782 \$424 1560 649 \$5557 4752 \$47.5 716 \$490 3144 702.5 783 \$423 1536 650 \$556 4728 702.5 717 \$489 3120 \$47.5 784 \$422 1512 651 \$555 4704 \$47.5 718 \$488 3096 702.5 785 \$421<												702.5
645 S561 4848 547.5 712 S494 3240 702.5 779 S427 1632 646 S560 4824 702.5 713 S493 3216 547.5 780 S426 1608 647 S559 4800 547.5 714 S492 3192 702.5 781 S425 1584 648 S558 4776 702.5 715 S491 3168 547.5 782 S424 1560 649 S557 4752 547.5 716 S490 3144 702.5 783 S423 1536 650 S556 4728 702.5 717 S489 3120 547.5 784 S422 1512 651 S555 4704 547.5 718 S488 3096 702.5 785 S421 1488 652 S554 4680 702.5 719 S487 3072 547.5 786 S420 </td <td></td> <td>547.5 702.5</td>												547.5 702.5
646 \$560 4824 702.5 713 \$493 3216 \$47.5 780 \$426 1608 647 \$559 4800 \$47.5 714 \$492 3192 702.5 781 \$425 1584 648 \$558 4776 702.5 715 \$491 3168 \$47.5 782 \$424 1560 649 \$557 4752 \$47.5 716 \$490 3144 702.5 783 \$423 1536 650 \$5556 4728 702.5 717 \$489 3120 \$47.5 784 \$422 1512 651 \$555 4704 \$47.5 718 \$488 3096 702.5 785 \$421 1488 652 \$554 4680 702.5 719 \$487 3072 \$47.5 786 \$420 1464 653 \$553 4656 \$47.5 720 \$486 3048 702.5 787 \$419<												547.5
647 \$559 4800 547.5 714 \$492 3192 702.5 781 \$425 1584 648 \$558 4776 702.5 715 \$491 3168 547.5 782 \$424 1560 649 \$557 4752 547.5 716 \$490 3144 702.5 783 \$423 1536 650 \$556 4728 702.5 717 \$489 3120 547.5 784 \$422 1512 651 \$555 4704 547.5 718 \$488 3096 702.5 785 \$421 1488 652 \$5554 4680 702.5 719 \$487 3072 547.5 786 \$420 1446 653 \$555 4680 702.5 719 \$487 3072 547.5 786 \$420 1440 654 \$555 4632 702.5 721 \$488 3024 547.5 788 \$418<												702.5
648 S558 4776 702.5 715 S491 3168 547.5 782 S424 1560 649 S557 4752 547.5 716 S490 3144 702.5 783 S423 1536 650 S556 4728 702.5 717 S489 3120 547.5 784 S422 1512 651 S555 4704 547.5 718 S488 3096 702.5 785 S421 1488 652 S554 4680 702.5 719 S487 3072 547.5 786 S420 1484 653 S553 4656 547.5 720 S486 3048 702.5 787 S419 1440 654 S552 4632 702.5 721 S485 3024 547.5 788 S418 1416 655 S551 4608 547.5 722 S484 3000 702.5 789 S417 </td <td></td> <td>547.5</td>												547.5
650 S556 4728 702.5 717 S489 3120 547.5 784 S422 1512 651 S555 4704 547.5 718 S488 3096 702.5 785 S421 1488 652 S554 4680 702.5 719 S487 3072 547.5 786 S420 1464 653 S553 4656 547.5 720 S486 3048 702.5 787 S419 1440 654 S552 4632 702.5 721 S485 3024 547.5 788 S418 1416 655 S551 4608 547.5 722 S485 3004 547.5 788 S418 1416 655 S551 4608 547.5 722 S484 3000 702.5 789 S417 1392 656 S550 4584 702.5 723 S483 2976 547.5 790 S416 </td <td>648</td> <td></td> <td>4776</td> <td></td> <td>715</td> <td>S491</td> <td>3168</td> <td></td> <td></td> <td>S424</td> <td>1560</td> <td>702.5</td>	648		4776		715	S491	3168			S424	1560	702.5
651 S555 4704 547.5 718 S488 3096 702.5 785 S421 1488 652 S554 4680 702.5 719 S487 3072 547.5 786 S420 1464 653 S553 4656 547.5 720 S486 3048 702.5 787 S419 1440 654 S552 4632 702.5 721 S485 3024 547.5 788 S418 1416 655 S551 4608 547.5 722 S484 3000 702.5 789 S417 1392 656 S550 4584 702.5 723 S483 2976 547.5 790 S416 1368 657 S549 4560 547.5 724 S482 2952 702.5 791 S415 1344 658 S548 4536 702.5 725 S481 2928 547.5 792 S414 </td <td>649</td> <td>S557</td> <td>4752</td> <td>547.5</td> <td>716</td> <td>S490</td> <td>3144</td> <td>702.5</td> <td>783</td> <td>S423</td> <td>1536</td> <td>547.5</td>	649	S557	4752	547.5	716	S490	3144	702.5	783	S423	1536	547.5
652 S554 4680 702.5 719 S487 3072 547.5 786 S420 1464 653 S553 4656 547.5 720 S486 3048 702.5 787 S419 1440 654 S552 4632 702.5 721 S485 3024 547.5 788 S418 1416 655 S551 4608 547.5 722 S484 3000 702.5 789 S417 1392 656 S550 4584 702.5 723 S483 2976 547.5 790 S416 1368 657 S549 4560 547.5 724 S482 2952 702.5 791 S415 1344 658 S548 4536 702.5 725 S481 2928 547.5 792 S414 1320 659 S547 4512 547.5 726 S480 2904 702.5 793 S413 </td <td></td> <td>1512</td> <td>702.5</td>											1512	702.5
653 S553 4656 547.5 720 S486 3048 702.5 787 S419 1440 654 S552 4632 702.5 721 S485 3024 547.5 788 S418 1416 655 S551 4608 547.5 722 S484 3000 702.5 789 S417 1392 656 S550 4584 702.5 723 S483 2976 547.5 790 S416 1368 657 S549 4560 547.5 724 S482 2952 702.5 791 S415 1344 658 S548 4536 702.5 725 S481 2928 547.5 792 S414 1320 659 S547 4512 547.5 726 S480 2904 702.5 793 S413 1296 660 S546 4488 702.5 727 S479 2880 547.5 794 S412 </td <td></td> <td>1488</td> <td>547.5</td>											1488	547.5
654 S552 4632 702.5 721 S485 3024 547.5 788 S418 1416 655 S551 4608 547.5 722 S484 3000 702.5 789 S417 1392 656 S550 4584 702.5 723 S483 2976 547.5 790 S416 1368 657 S549 4560 547.5 724 S482 2952 702.5 791 S415 1344 658 S548 4536 702.5 725 S481 2928 547.5 792 S414 1320 659 S547 4512 547.5 726 S480 2904 702.5 793 S413 1296 660 S546 4488 702.5 727 S479 2880 547.5 794 S412 1272 661 S545 4464 547.5 728 S478 2856 702.5 795 S411 </td <td></td> <td>1464</td> <td>702.5</td>											1464	702.5
655 S551 4608 547.5 722 S484 3000 702.5 789 S417 1392 656 S550 4584 702.5 723 S483 2976 547.5 790 S416 1368 657 S549 4560 547.5 724 S482 2952 702.5 791 S415 1344 658 S548 4536 702.5 725 S481 2928 547.5 792 S414 1320 659 S547 4512 547.5 726 S480 2904 702.5 793 S413 1296 660 S546 4488 702.5 727 S479 2880 547.5 794 S412 1272 661 S545 4464 547.5 728 S478 2856 702.5 795 S411 1248 662 S544 4440 702.5 729 S477 2832 547.5 796 S410 </td <td></td> <td>547.5</td>												547.5
656 S550 4584 702.5 723 S483 2976 547.5 790 S416 1368 657 S549 4560 547.5 724 S482 2952 702.5 791 S415 1344 658 S548 4536 702.5 725 S481 2928 547.5 792 S414 1320 659 S547 4512 547.5 726 S480 2904 702.5 793 S413 1296 660 S546 4488 702.5 727 S479 2880 547.5 794 S412 1272 661 S545 4464 547.5 728 S478 2856 702.5 795 S411 1248 662 S544 4440 702.5 729 S477 2832 547.5 796 S410 1224 663 S543 4416 547.5 730 S476 2808 702.5 797 S409 </td <td></td> <td>702.5</td>												702.5
657 S549 4560 547.5 724 S482 2952 702.5 791 S415 1344 658 S548 4536 702.5 725 S481 2928 547.5 792 S414 1320 659 S547 4512 547.5 726 S480 2904 702.5 793 S413 1296 660 S546 4488 702.5 727 S479 2880 547.5 794 S412 1272 661 S545 4464 547.5 728 S478 2856 702.5 795 S411 1248 662 S544 4440 702.5 729 S477 2832 547.5 796 S410 1224 663 S543 4416 547.5 730 S476 2808 702.5 797 S409 1200 664 S542 4392 702.5 731 S475 2784 547.5 798 S408 </td <td></td> <td>547.5 702.5</td>												547.5 702.5
658 S548 4536 702.5 725 S481 2928 547.5 792 S414 1320 659 S547 4512 547.5 726 S480 2904 702.5 793 S413 1296 660 S546 4488 702.5 727 S479 2880 547.5 794 S412 1272 661 S545 4464 547.5 728 S478 2856 702.5 795 S411 1248 662 S544 4440 702.5 729 S477 2832 547.5 796 S410 1224 663 S543 4416 547.5 730 S476 2808 702.5 797 S409 1200 664 S542 4392 702.5 731 S475 2784 547.5 798 S408 1176												702.5 547.5
659 S547 4512 547.5 726 S480 2904 702.5 793 S413 1296 660 S546 4488 702.5 727 S479 2880 547.5 794 S412 1272 661 S545 4464 547.5 728 S478 2856 702.5 795 S411 1248 662 S544 4440 702.5 729 S477 2832 547.5 796 S410 1224 663 S543 4416 547.5 730 S476 2808 702.5 797 S409 1200 664 S542 4392 702.5 731 S475 2784 547.5 798 S408 1176											1320	702.5
660 S546 4488 702.5 727 S479 2880 547.5 794 S412 1272 661 S545 4464 547.5 728 S478 2856 702.5 795 S411 1248 662 S544 4440 702.5 729 S477 2832 547.5 796 S410 1224 663 S543 4416 547.5 730 S476 2808 702.5 797 S409 1200 664 S542 4392 702.5 731 S475 2784 547.5 798 S408 1176											1296	547.5
662 S544 4440 702.5 729 S477 2832 547.5 796 S410 1224 663 S543 4416 547.5 730 S476 2808 702.5 797 S409 1200 664 S542 4392 702.5 731 S475 2784 547.5 798 S408 1176											1272	702.5
663 S543 4416 547.5 730 S476 2808 702.5 797 S409 1200 664 S542 4392 702.5 731 S475 2784 547.5 798 S408 1176	661	S545	4464	547.5	728	S478	2856	702.5	795	S411	1248	547.5
664 S542 4392 702.5 731 S475 2784 547.5 798 S408 1176											1224	702.5
											1200	547.5
UNE UEAA 1 4900 EATE 799 0474 0700 7000 700 0407 4450											1176	702.5
	665	S541	4368	547.5	732	S474	2760	702.5	799	S407	1152	547.5
											1128 1104	702.5
											1080	547.5 702.5
											1056	547.5
											1032	702.5

 Solomon Systech
 Dec 2005
 P 8/60
 Rev 0.32
 SSD1289 Series

Pad#	Signal	X-pos	Y-pos	Pad#	Signal	X-pos	Y-pos	Pad#	Signal	X-pos	Y-pos
805	S401	1008	547.5	872	S335	-600	702.5	939	S268	-2208	547.5
806	S400	984	702.5	873	S334	-624	547.5	940	S267	-2232	702.5
807	S399	960	547.5	874	S333	-648	702.5	941	S266	-2256	547.5
808	S398	936	702.5	875	S332	-672	547.5	942	S265	-2280	702.5
809 810	S397 S396	912 888	547.5 702.5	876 877	S331 S330	-696 -720	702.5 547.5	943 944	S264 S263	-2304 -2328	547.5 702.5
811	S395	864	547.5	878	S329	-744	702.5	945	S262	-2352	547.5
812	S394	840	702.5	879	S328	-768	547.5	946	S261	-2376	702.5
813	S393	816	547.5	880	S327	-792	702.5	947	S260	-2400	547.5
814	S392	792	702.5	881	S326	-816	547.5	948	S259	-2424	702.5
815	S391	768	547.5	882	S325	-840	702.5	949	S258	-2448	547.5
816	S390	744	702.5	883	S324	-864	547.5	950	S257	-2472	702.5
817	S389	720	547.5	884	S323	-888	702.5	951	S256	-2496	547.5
818 819	S388 S387	696 672	702.5 547.5	885 886	S322 S321	-912 -936	547.5 702.5	952 953	S255 S254	-2520 -2544	702.5 547.5
820	S386	648	702.5	887	S321	-960	547.5	953	S254 S253	-2568	702.5
821	S385	624	547.5	888	S319	-984	702.5	955	S252	-2592	547.5
822	S384	600	702.5	889	S318	-1008	547.5	956	S251	-2616	702.5
823	S383	576	547.5	890	S317	-1032	702.5	957	S250	-2640	547.5
824	S382	552	702.5	891	S316	-1056	547.5	958	S249	-2664	702.5
825	S381	528	547.5	892	S315	-1080	702.5	959	S248	-2688	547.5
826	S380	504	702.5	893	S314	-1104	547.5	960	S247	-2712	702.5
827 828	S379 S378	480 456	547.5 702.5	894 895	S313 S312	-1128 -1152	702.5 547.5	961 962	S246 S245	-2736 -2760	547.5 702.5
828	S378 S377	432	702.5 547.5	895 896	S312 S311	-1152	702.5	962	S245 S244	-2784	702.5 547.5
830	S376	408	702.5	897	S310	-1200	547.5	964	S243	-2808	702.5
831	S375	384	547.5	898	S309	-1224	702.5	965	S242	-2832	547.5
832	S374	360	702.5	899	S308	-1248	547.5	966	S241	-2856	702.5
833	S373	336	547.5	900	S307	-1272	702.5	967	S240	-2880	547.5
834	S372	312	702.5	901	S306	-1296	547.5	968	S239	-2904	702.5
835	S371	288	547.5	902	S305	-1320	702.5	969	S238	-2928	547.5
836 837	S370 S369	264 240	702.5 547.5	903 904	S304 S303	-1344 -1368	547.5 702.5	970 971	S237 S236	-2952 -2976	702.5 547.5
838	S368	216	702.5	904	S303	-1392	547.5	971	S235	-3000	702.5
839	S367	192	547.5	906	S301	-1416	702.5	973	S234	-3024	547.5
840	S366	168	702.5	907	S300	-1440	547.5	974	S233	-3048	702.5
841	S365	144	547.5	908	S299	-1464	702.5	975	S232	-3072	547.5
842	S364	120	702.5	909	S298	-1488	547.5	976	S231	-3096	702.5
843	S363	96	547.5	910	S297	-1512	702.5	977	S230	-3120	547.5
844	S362	72	702.5	911	S296	-1536	547.5	978	S229	-3144	702.5
845 846	S361 S360	48 24	547.5 702.5	912 913	S295 S294	-1560 -1584	702.5 547.5	979 980	S228 S227	-3168 -3192	547.5 702.5
847	DUMMY	0	547.5	914	S294 S293	-1608	702.5	981	S226	-3216	547.5
848	S359	-24	702.5	915	S292	-1632	547.5	982	S225	-3240	702.5
849	S358	-48	547.5	916	S291	-1656	702.5	983	S224	-3264	547.5
850	S357	-72	702.5	917	S290	-1680	547.5	984	S223	-3288	702.5
851	S356	-96	547.5	918	S289	-1704	702.5	985	S222	-3312	547.5
852	S355	-120	702.5	919	S288	-1728	547.5	986	S221	-3336	702.5
853 854	S354	-144 168	547.5 702.5	920	S287	-1752 1776	702.5	987	S220	-3360	547.5 702.5
854 855	S353 S352	-168 -192	702.5 547.5	921 922	S286 S285	-1776 -1800	547.5 702.5	988 989	S219 S218	-3384 -3408	702.5 547.5
856	S351	-216	702.5	923	S284	-1824	547.5	990	S217	-3432	702.5
857	S350	-240	547.5	924	S283	-1848	702.5	991	S216	-3456	547.5
858	S349	-264	702.5	925	S282	-1872	547.5	992	S215	-3480	702.5
859	S348	-288	547.5	926	S281	-1896	702.5	993	S214	-3504	547.5
860	S347	-312	702.5	927	S280	-1920	547.5	994	S213	-3528	702.5
861	S346	-336	547.5	928	S279	-1944	702.5	995	S212	-3552	547.5
862 863	S345 S344	-360 -384	702.5 547.5	929 930	S278 S277	-1968 -1992	547.5 702.5	996 997	S211 S210	-3576 -3600	702.5 547.5
864	S344 S343	-408	702.5	930	S277	-1992	547.5	998	S210	-3624	702.5
865	S342	-432	547.5	932	S275	-2040	702.5	999	S208	-3648	547.5
866	S341	-456	702.5	933	S274	-2064	547.5	1000	S207	-3672	702.5
867	S340	-480	547.5	934	S273	-2088	702.5	1001	S206	-3696	547.5
868	S339	-504	702.5	935	S272	-2112	547.5	1002	S205	-3720	702.5
869	S338	-528	547.5	936	S271	-2136	702.5	1003	S204	-3744	547.5
870	S337	-552 -576	702.5	937	S270	-2160	547.5	1004	S203	-3768	702.5
871	S336	-576	547.5	938	S269	-2184	702.5	1005	S202	-3792	547.5

 SSD1289 Series
 Rev 0.32
 P 9/60
 Dec 2005

 Solomon Systech

Pad#	Signal	X-pos	Y-pos	Pad#	Signal	X-pos	Y-pos	Pad#	Signal	X-pos	Y-pos
1006	S201	-3816	702.5	1073	S134	-5424	547.5	1140	S67	-7032	702.5
1007	S200	-3840	547.5	1074	S133	-5448	702.5	1141	S66	-7056	547.5
1008	S199	-3864	702.5	1075	S132	-5472	547.5	1142	S65	-7080	702.5
1009	S198	-3888	547.5	1076	S131	-5496	702.5	1143	S64	-7104	547.5
1010	S197	-3912	702.5	1077	S130	-5520	547.5	1144	S63	-7128	702.5
1011	S196	-3936	547.5	1078	S129	-5544	702.5	1145	S62	-7152	547.5
1012 1013	S195 S194	-3960 -3984	702.5 547.5	1079 1080	S128 S127	-5568 -5592	547.5 702.5	1146 1147	S61 S60	-7176 -7200	702.5 547.5
1013	S194 S193	-4008	702.5	1081	S126	-5616	547.5	1148	S59	-7224	702.5
1015	S192	-4032	547.5	1082	S125	-5640	702.5	1149	S58	-7248	547.5
1016	S191	-4056	702.5	1083	S124	-5664	547.5	1150	S57	-7272	702.5
1017	S190	-4080	547.5	1084	S123	-5688	702.5	1151	S56	-7296	547.5
1018	S189	-4104	702.5	1085	S122	-5712	547.5	1152	S55	-7320	702.5
1019	S188	-4128	547.5	1086	S121	-5736	702.5	1153	S54	-7344	547.5
1020	S187	-4152	702.5	1087	S120	-5760	547.5	1154	S53	-7368	702.5
1021 1022	S186 S185	-4176 -4200	547.5 702.5	1088 1089	S119 S118	-5784 -5808	702.5 547.5	1155 1156	S52 S51	-7392 -7416	547.5 702.5
1022	S184	-4200	702.5 547.5	1009	S116 S117	-5832	702.5	1156	S50	-7410	702.5 547.5
1024	S183	-4248	702.5	1091	S116	-5856	547.5	1158	S49	-7464	702.5
1025	S182	-4272	547.5	1092	S115	-5880	702.5	1159	S48	-7488	547.5
1026	S181	-4296	702.5	1093	S114	-5904	547.5	1160	S47	-7512	702.5
1027	S180	-4320	547.5	1094	S113	-5928	702.5	1161	S46	-7536	547.5
1028	S179	-4344	702.5	1095	S112	-5952	547.5	1162	S45	-7560	702.5
1029	S178	-4368	547.5	1096	S111	-5976	702.5	1163	S44	-7584	547.5
1030	S177	-4392	702.5	1097	S110	-6000	547.5	1164	S43	-7608	702.5
1031	S176	-4416	547.5	1098	S109	-6024	702.5	1165	S42	-7632	547.5
1032 1033	S175 S174	-4440 -4464	702.5 547.5	1099 1100	S108 S107	-6048 -6072	547.5 702.5	1166 1167	S41 S40	-7656 -7680	702.5 547.5
1033	S174 S173	-4488	702.5	1100	S107 S106	-6096	702.5 547.5	1167	S39	-7704	702.5
1035	S172	-4512	547.5	1102	S105	-6120	702.5	1169	S38	-7728	547.5
1036	S171	-4536	702.5	1103	S104	-6144	547.5	1170	S37	-7752	702.5
1037	S170	-4560	547.5	1104	S103	-6168	702.5	1171	S36	-7776	547.5
1038	S169	-4584	702.5	1105	S102	-6192	547.5	1172	S35	-7800	702.5
1039	S168	-4608	547.5	1106	S101	-6216	702.5	1173	S34	-7824	547.5
1040	S167	-4632	702.5	1107	S100	-6240	547.5	1174	S33	-7848	702.5
1041	S166	-4656	547.5	1108	S99	-6264	702.5	1175	S32	-7872	547.5
1042 1043	S165 S164	-4680 -4704	702.5 547.5	1109 1110	S98 S97	-6288 -6312	547.5 702.5	1176 1177	S31 S30	-7896 -7920	702.5 547.5
1043	S163	-4728	702.5	1111	S96	-6336	547.5	1178	S29	-7944	702.5
1045	S162	-4752	547.5	1112	S95	-6360	702.5	1179	S28	-7968	547.5
1046	S161	-4776	702.5	1113	S94	-6384	547.5	1180	S27	-7992	702.5
1047	S160	-4800	547.5	1114	S93	-6408	702.5	1181	S26	-8016	547.5
1048	S159	-4824	702.5	1115	S92	-6432	547.5	1182	S25	-8040	702.5
1049	S158	-4848	547.5	1116	S91	-6456	702.5	1183	S24	-8064	547.5
1050	S157	-4872	702.5	1117	S90	-6480	547.5	1184	S23	-8088	702.5
1051	S156	-4896 4030	547.5	1118 1119	S89	-6504	702.5	1185	S22	-8112 9126	547.5
1052 1053	S155 S154	-4920 -4944	702.5 547.5	1119	S88 S87	-6528 -6552	547.5 702.5	1186 1187	S21 S20	-8136 -8160	702.5 547.5
1053	S154 S153	-4944	702.5	1121	S86	-6576	547.5	1188	S19	-8184	702.5
1055	S152	-4992	547.5	1122	S85	-6600	702.5	1189	S18	-8208	547.5
1056	S151	-5016	702.5	1123	S84	-6624	547.5	1190	S17	-8232	702.5
1057	S150	-5040	547.5	1124	S83	-6648	702.5	1191	S16	-8256	547.5
1058	S149	-5064	702.5	1125	S82	-6672	547.5	1192	S15	-8280	702.5
1059	S148	-5088	547.5	1126	S81	-6696	702.5	1193	S14	-8304	547.5
1060	S147	-5112	702.5	1127	S80	-6720	547.5	1194	S13	-8328	702.5
1061 1062	S146 S145	-5136 -5160	547.5 702.5	1128 1129	S79 S78	-6744 -6768	702.5 547.5	1195 1196	S12 S11	-8352 -8376	547.5 702.5
1062	S145 S144	-5184	702.5 547.5	1130	S77	-6792	702.5	1196	S10	-8400	702.5 547.5
1064	S143	-5208	702.5	1131	S76	-6816	547.5	1198	S9	-8424	702.5
1065	S142	-5232	547.5	1132	S75	-6840	702.5	1199	S8	-8448	547.5
1066	S141	-5256	702.5	1133	S74	-6864	547.5	1200	S7	-8472	702.5
1067	S140	-5280	547.5	1134	S73	-6888	702.5	1201	S6	-8496	547.5
1068	S139	-5304	702.5	1135	S72	-6912	547.5	1202	S5	-8520	702.5
1069	S138	-5328	547.5	1136	S71	-6936	702.5	1203	S4	-8544	547.5
1070	S137	-5352	702.5	1137	S70	-6960	547.5	1204	S3	-8568	702.5
1071	S136	-5376	547.5	1138	S69	-6984	702.5	1205	S2	-8592	547.5
1072	S135	-5400	702.5	1139	S68	-7008	547.5	1206	S1	-8616	702.5

 Solomon Systech
 Dec 2005
 P 10/60
 Rev 0.32
 SSD1289 Series

Pad#	Signal	X-pos	Y-pos	Pad#	Signal	X-pos	Y-pos	Pad#	Signal	X-pos	Y-pos
1207	S0	-8640	547.5	1274	G201	-10248	702.5				
1208	NC	-8664	702.5	1275	G199	-10272	547.5				
1209	DUMMY	-8688	547.5	1276	G197	-10296	702.5				
1210 1211	DUMMY	-8712 9736	702.5	1277	G195	-10320 -10344	547.5				ļ
1211	VCOM VCOM	-8736 -8760	547.5 702.5	1278 1279	G193 G191	-10344	702.5 547.5				+
1213	DUMMY	-8784	547.5	1279	G189	-10300	702.5				+
1214	GTESTL	-8808	702.5	1281	G187	-10416	547.5				
1215	G319	-8832	547.5	1282	G185	-10440	702.5				1
1216	G317	-8856	702.5	1283	G183	-10464	547.5				
1217	G315	-8880	547.5	1284	G181	-10488	702.5				
1218	G313	-8904	702.5	1285	G179	-10512	547.5				
1219	G311	-8928	547.5	1286	G177	-10536	702.5				
1220	G309	-8952	702.5	1287	G175	-10560	547.5				
1221 1222	G307 G305	-8976 -9000	547.5 702.5	1288 1289	G173 G171	-10584 -10608	702.5 547.5				+
1223	G303	-9024	547.5	1290	G169	-10632	702.5				1
1224	G301	-9048	702.5	1291	G167	-10656	547.5				†
1225	G299	-9072	547.5	1292	G165	-10680	702.5				
1226	G297	-9096	702.5	1293	G163	-10704	547.5				
1227	G295	-9120	547.5	1294	G161	-10728	702.5				
1228	G293	-9144	702.5	1295	G159	-10752	547.5				ļ
1229	G291	-9168 0103	547.5	1296	G157	-10776	702.5				
1230 1231	G289 G287	-9192 -9216	702.5 547.5	1297 1298	G155	-10800 -10824	547.5 702.5				+
1231	G287 G285	-9210	702.5	1299	G153 G151	-10824	547.5				+
1233	G283	-9264	547.5	1300	G149	-10872	702.5				
1234	G281	-9288	702.5	1301	G147	-10896	547.5				1
1235	G279	-9312	547.5	1302	G145	-10920	702.5				
1236	G277	-9336	702.5	1303	G143	-10944	547.5				
1237	G275	-9360	547.5	1304	G141	-10968	702.5				
1238	G273	-9384	702.5	1305	G139	-10992	547.5				
1239 1240	G271 G269	-9408 -9432	547.5 702.5	1306 1307	G137 G135	-11016 -11040	702.5 547.5				+
1240	G269 G267	-9456	547.5	1307	G133	-11040	702.5				+
1242	G265	-9480	702.5	1309	G131	-11088	547.5				1
1243	G263	-9504	547.5	1310	G129	-11112	702.5				1
1244	G261	-9528	702.5	1311	G127	-11136	547.5				
1245	G259	-9552	547.5	1312	G125	-11160	702.5				
1246	G257	-9576	702.5	1313	G123	-11184	547.5				
1247	G255	-9600	547.5	1314	G121	-11208	702.5				
1248 1249	G253 G251	-9624 -9648	702.5 547.5	1315 1316	G119 G117	-11232 -11256	547.5 702.5				+
1250	G249	-9672	702.5	1317	G117	-11280	547.5				+
1251	G247	-9696	547.5	1318	G113	-11304	702.5				1
1252	G245	-9720	702.5	1319	G111	-11328	547.5				
1253	G243	-9744	547.5	1320	G109	-11352	702.5				
1254	G241	-9768	702.5	1321	G107	-11376	547.5				
1255	G239	-9792	547.5	1322	G105	-11400	702.5				ļ
1256	G237	-9816	702.5	1323	G103	-11424	547.5				
1257 1258	G235 G233	-9840 -9864	547.5 702.5	1324 1325	G101 G99	-11448 -11472	702.5 547.5				
1256	G233 G231	-9888	702.5 547.5	1325	G99 G97	-11472	702.5			-	╅
1260	G229	-9912	702.5	1327	G95	-11520	547.5				
1261	G227	-9936	547.5	1328	G93	-11544	702.5				
1262	G225	-9960	702.5	1329	G91	-11568	547.5				
1263	G223	-9984	547.5	1330	G89	-11592	702.5				
1264	G221	-10008	702.5	1331	THROUGH7	-11616	547.5				
1265	G219	-10032	547.5	1332	THROUGH8	-11640	702.5			<u> </u>	
1266 1267	G217 G215	-10056 -10080	702.5 547.5	1333 1334	DUMMY DUMMY	-11664 -11688	547.5 702.5				-
1267	G213	-10104	702.5	1335	VGL	-11712	702.5 547.5			 	+
1269	G211	-10104	547.5	1336	DUMMY	-11736	702.5				
1270	G209	-10152	702.5							1	
1271	G207	-10176	547.5								
1272	G205	-10200	702.5								
1273	G203	-10224	547.5								

 SSD1289 Series
 Rev 0.32
 P 11/60
 Dec 2005
 Solomon Systech

7 Pin Description

Table 2 - SSD1289 Pin Function Description

Name	Type	Function	Description		
			Input pin to select 262k-color or 8-color display mode. After entered 8-color display		
		Logic	mode, the driver will switch to Frame-Inversion-Mode, and only MSB of the data Red,		
CM	Input	Control	Green and Blue will be considered.		
			- Connect to V _{DDIO} for 8-color display mode		
			- Connect to V _{SS} for 262k-color display mode Display enable pin from controller. Data will be treated as dummy regardless the DEN		
DEN			status during front/back porch setting at registers R16 and R17.		
			Frame synchronization signal.		
VSYNC		Display	- Fixed to V _{DDIO} or V _{SS} if not used		
	Input	Timing	Line synchronization signal.		
HSYNC		Signals	- Fixed to V _{DDIO} or V _{SS} if not used		
DOTOLK			Dot-clock signal and oscillator source. A non-stop external clock must be provided to that		
DOTCLK			pin even at front or black porch non-display period.		
GAMAS0			Gama selection pin. This pin should be connected to Vdd / Vss		
GAMAS1			Gama selection pin. This pin should be connected to Vdd / Vss		
GAMAS2			Gama selection pin. This pin should be connected to Vdd / Vss		
	Input	Logic	Display shut down pin to put the driver into sleep mode. A sharp falling edge must be		
		Control	provided to such pin when IC power on.		
SHUT	1		- Connect to V _{DDIO} for sleep mode		
			- Connect to V _{SS} for normal operating mode		
			Input his to calcat the Course driver data shift direction		
RL			Input pin to select the Source driver data shift direction Connect to V _{DDIO} for display first RGB data at S0-S2		
NL.			- Connect to V _{DDIO} for display first RGB data at S719-S717		
			Input pin to select the 1 st output Gate		
GD			- GD = '0', G0 is 1 st output Gate, Gate sequence G0, G1, G2, G3,, G318, G319		
0.5			- GD = '1', G1 is 1 st output Gate, Gate sequence G1, G0, G3, G2,, G319, G318		
			Input pin to select the Gate driver scan direction.		
TB			- Connect to V _{DDIO} for Gate scan from G0 to G319		
		Panel Mapping	- Connect to V _{SS} for Gate scan from G319 to G0		
	Input		Input pin to select the color mapping.		
BGR		Controls	- Connect to V _{DDIO} for Blue-Green-Red mapping		
BOIL			- Connect to V _{SS} for Red-Green-Blue mapping		
	_				(Refer to S0-S719 pin description on Page 14 for details)
DEV			Input pin to select the display reversion.		
REV			- Connect to V _{DDIO} mapping data "0" to maximum pixel voltage for normal white panel		
			- Connect to V _{SS} mapping data "0" to minimum pixel voltage for normal black panel Panel structure selection pin.		
CAD			- Connect to V _{DDIO} if Cs on gate structure is used		
O/ LD			- Connect to V _{SS} if Cs on common structure is used		
			PS(3:0) =		
PS0			1111 : 3-wires MCU Serial interface		
1 00			1110 : 4-wires MCU Serial interface		
			1011 : 16 bits 68 parallel interface		
D04			1010 : 8 bits 68 parallel interface		
PS1			1001 : 16 bits 80 parallel interface		
	Input	Interface	1000 : 8 bits 80 parallel interface		
	· ·	Selection	0111 : 18 bits 68 parallel interface		
PS2			0110 : 9 bits 68 parallel interface 0101 : 18 bits 80 parallel interface		
			0100 : 9 bits 80 parallel interface		
			0011 : 6 bits RGB interface		
PS3			0010 : 16 bits RGB interface + 4-wires SPI		
			0001 : 18 bits RGB interface + 4-wires SPI		
DC			Data or command		
			68-system : E (enable signal)		
/RD (E)		Logio	80-system : /RD (read strobe signal)		
	Input	Logic Control	Serial mode : Not used and should be connected to V _{DDIO} or V _{ss}		
/WR		Control	68-system: /WR (indicates read cycle when High, write cycle when Low)		
(WR)			80-system : WR (write strobe signal)		
(VVR)			Serial mode : Not used and should be connected to V _{DDIO} or V _{ss}		
			For parallel mode, 8/9/16/18 bit interface.		
D0-D17	Input/	Data bus	For generic mode, RGB interface.		
50517	Output	Data bas	Please refer to Section 14 Interface Mapping for definition.		
			Unused pins must be float or connect to VSS.		
WSYNC	Output	Logic	Ram Write Synchronization output		
	1 7	Control	<u> </u>		

 Solomon Systech
 Dec 2005
 P 12/60
 Rev 0.32
 SSD1289 Series

Name	Type	Function	Description
REGVDD	Input	Logic Control	Input pin to enable internal vdd regulation. - Connect to V _{DDIO} if the supply voltage for V _{DDIO} is not within the range 1.65V – 1.95V. Internal vdd regulator will be enabled. - Connect to V _{SS} if the supply voltage for V _{DDIO} is within the range 1.65V – 1.95V. Internal vdd regulator will be disabled.
RES	Input	System Reset	System reset pin Connect to V _{DDIO} when not used
CS			Chip select pin of serial interface Leave it OPEN when not used
SCK	Input	Serial	Clock pin of serial interface Leave it OPEN when not used
SDI		Interface	Data input pin in serial mode Leave it OPEN when not used
SDO	Output		Data output pin in serial mode Leave it OPEN when not used
V _{DD}	Power	Power Supply for Logic Circuits	Voltage supply pin for internal logic. Do not connect to any power supply. Connect to LV _{VDD} .
LV _{VDD}	Power	Regulator output for logic circuits	Internal regulator output. Connect to V _{DD.}
$V_{ ext{DDRAM}}$	Power	Power Supply for RAM	Voltage supply pin for internal RAM. Do not connect to any power supply. Connect to LV_VDDR
LV _{VDDR}	Power	Regulator output for RAM	Internal regulator output. Connect to V _{DDRAM} .
V _{DDEXT}	Power	Power for internal V _{DD} regulator	Voltage input pin for logic I/O
V _{DDIO}	Power	Power supply for logic I/O	Voltage input pin for logic I/O Connect to system V _{DD}

 SSD1289 Series
 Rev 0.32
 P 13/60
 Dec 2005

 Solomon Systech

Name	Туре	Function	Description
V_{SS}			System ground pin of the IC.
			- Connect to system ground Grounding for analog circuit.
AV_{SS}		Ground of	- Connect to system ground
	Power	the Power	Grounding for analog circuit. This pin requires a noise free path for providing accurate
V_{SSRC}		Supply	LCD driving voltages.
33.13			- Connect to system ground
V_{CHS}			Grounding for booster circuit.
▼ CHS			- Connect to AV _{SS}
V_{CI}		Power	Booster input voltage pin.
	Power	Supply for	- Connect to voltage source between 2.5V to 3.6V
V_{CIP}	I OWEI	Analog	Voltage supply pin for analog circuit. This pin requires a noise free path for providing accurate LCD driving voltages.
A CIB		Circuits	- Connect to same source of V _{Cl}
			Negative voltage of V_{CI} .
V_{CI2}	Output	Booster	- Connect a capacitor for stabilization
V_{CIX2}	Output	voltages	Equals to 2x V _{Cl}
			- Connect a capacitor for stabilization
V _{CIX2J}	Power	Voltage for	They are the power supply used by on chip analog blocks and VGH/VGL dcdc.
V_{CIX2G}	-	analog	Connect to V _{CIX2} on FPC. This pin provides voltage reference for internal voltage regulator when register
V_{COMR}	Input	External	VDV[4:0] of Power Control 4 set to "01111".
▼ COMR	put	Reference	- Connect to an external voltage source for reference
		\/alkanaa fan	This pin indicates a HIGH level of VCOM generated in driving the VCOM alternation.
V_{COMH}	Output	Voltages for VCOM	- Connect a capacitor for stabilization
V_{COML}	Output	Signal	This pin indicates a LOW level of VCOM generated in driving the VCOM alternation.
COME		0.9	- Connect a capacitor for stabilization
V_{LCD63}			This pin is the maximum source driver voltage Connect a capacitor for stabilization
			A positive power output pin for gate driver.
V_{GH}			- Connect a capacitor for stabilization
V_{GL}	Output	LCD Driving Voltages	A negative power output pin for gate driver.
V GL		Voltages	- Connect a capacitor for stabilization
.,			When the VGOFF alternation is driven, this pin indicates a high level of VGOFF.
V_{GOFFH}			- Connect a capacitor for stabilization if Cs on gate structure is used
CXP			- This pin can be open if Cs on common structure is used - Connect a capacitor to CXN
CYP			- Connect a capacitor to CYN
CP			- Connect a capacitor to CN
C1P			- Connect a capacitor to C1N
C2P			- Connect a capacitor to C2N
C3P	_		- Connect a capacitor to C3N
CXN		Booster and	- Connect a capacitor to CXP
CYN CN	Input	Stabilization	- Connect a capacitor to CYP - Connect a capacitor to CP
C1N	1	Capacitors	- Connect a capacitor to CP - Connect a capacitor to C1P
C2N	1		- Connect a capacitor to C1P - Connect a capacitor to C2P
C3N	1		- Connect a capacitor to C3P
CDUM0	1		- Connect a capacitor to V _{SS}
CDUM1	1		- Connect a capacitor to V _{SS}
V _{GOFFHL}	1		- Connect a capacitor to V_{COM} if Cs on gate application.
			A clock input pin for internal oscillator. Connect to VSS when using the internal
EXTCLK	Input	OSC input	oscillator.
TECTA			Test pin of the internal circuit.
TESTA]		- Leave this pin open and insert test point in FPC
TESTB	I/O	IC Testing	Test pin of the internal circuit.
. 2015	"	Signal - I	- Leave this pin open and insert test point in FPC
TESTC			Test pin of the internal circuit.
	L	ļ	- Leave this pin open and insert test point in FPC

 Solomon Systech
 Dec 2005
 P 14/60
 Rev 0.32
 SSD1289 Series

Name	Type	Function	Description
VCOM			A power supply for the TFT-display common electrode.
G0-G319			Gate driver output pins. These pins output V _{GH} , V _{GOFFH} or V _{GOFFL} level.
S0-S719	Output	LCD Driving Signals	Source driver output pins. S(3n): display Red if BGR = LOW, Blue if BGR = HIGH. S(3n+1): display Green. S(3n+2): display Blue if BGR = LOW, Red if BGR = HIGH.
NC			These pins must be left open and cannot be connected together
THROUGH		Through line	Dummy pads. Use for panel measurement. There is no connection inside the IC. Pad 9 is connected to pad 1331 on panel (through1 and through7) Pad 10 is connected to pad 1332 on panel (through2 and through8) Pad 348 is connected to pad 362 on panel (through3 and through5) Pad 349 connected to pad 363 on panel (through4 and through6)
DUMMY			Floating pins and no connection inside the IC. These pins should be open.

 SSD1289 Series
 Rev 0.32
 P 15/60
 Dec 2005
 Solomon Systech

8 Block Function Description

System Interface

The System Interface unit consists of three functional blocks for driving the 6800-series parallel interface, 8080-series parallel interface, 3-lines serial peripheral interface and 4-lines serial peripheral interface. The selection of different interface is done by PS3, PS2, PS1 and PS0 pins. Please refer to the pin descriptions on page 12.

a) MPU Parallel 6800-series Interface

The parallel Interface consists of 18 bi-directional data pins ($D_{17}-D_0$), R/\overline{W} , D/\overline{C} , E and \overline{CS} . R/\overline{W} input high indicates a read operation from the Graphical Display Data RAM (GDDRAM) or the status register. R/\overline{W} input low indicates a write operation to Display Data RAM or Internal Command Registers depending on the status of D/\overline{C} input. The E input serves as data latch signal (clock) when high provided that \overline{CS} is low. Please refer to Parallel Interface Timing Diagram of 6800-series microprocessors. In order to match the operating frequency of the GDDRAM with that of the MCU, pipeline processing is internally performed which requires the insertion of a dummy read before the first actual display data read. This is shown in the following diagram.




Figure 3 - Read Display Data

b) MPU Parallel 8080-series Interface

The parallel interface consists of 18 bi-directional data pins $D_{17}-D_0$, \overline{RD} , \overline{WR} , D/\overline{C} and \overline{CS} . \overline{RD} input serves as data read latch signal (clock) when low provided that \overline{CS} is low. Whether reading the display data from GDDRAM or reading the status from the status register is controlled by D/\overline{C} . \overline{WR} input serves as data write latch signal (clock) when low provided that \overline{CS} is low. Whether writing the display data to the GDDRAM or writing the command to the command register is controlled by D/\overline{C} . A dummy read is also required before the first actual display data read for 8080-series interface.

c) MPU 4-lines Serial Peripheral Interface

The 4-lines serial peripheral Interface consists of serial clock SCK, serial data SDA, D/\overline{C} and \overline{CS} . SDA is shifted into 8-bit shift register on every rising edge of SCK in the order of data bit 7, data bit 6 data bit 0. D/\overline{C} is sampled on every eighth clock to determine whether the data byte in the shift register is written to the Display Data RAM or command register at the same clock.

d) MPU 3-lines Serial Peripheral Interface

The operation is similar to 4-lines serial peripheral interface while D/\overline{C} is not used. There are altogether 9-bits will be shifted into the shift register on every ninth clock in sequence: D/\overline{C} bit, D7 to

Solomon Systech Dec 2005 P 16/60 Rev 0.32 SSD1289 Series

D0 bit. The D/ \overline{C} bit (first bit of the sequential data) will determine the following data byte in the shift register is written to the Display Data RAM (D/ \overline{C} bit = 1) or the command register (D/ \overline{C} bit = 0).

	6800 - series Parallel Interface	8080 – series Parallel Interface	MCU Serial Interface
Data Read	18/16/9/8-bits	18/16/9/8-bits	No
Data Write	18/16/9/8-bits	18/16/9/8-bits	8-bits
Command Read	Status only	Status only	No
Command Write	Yes	Yes	8-bits

Table 3 - Data bus selection modes

RGB Interface

The RGB Interface unit consists of D17-D0, HSYNC, VSYNC, DEN and DOTCLK for animated image display. When the RGB Interface is selected, D17-D0 is set to be generic interface.

Address Counter (AC)

The address counter (AC) assigns address to the GDDRAM. When an address set instruction is written into the IR, the address information is sent from the IR to the AC.

After writing into the GRAM, the AC is automatically incremented by 1 (or decremented by 1). After reading the data, the AC is not updated. A window address function allows for data to be written only to a window area specified by GRAM.

Graphic Display Data RAM (GDDRAM)

The GDDRAM is a bit mapped static RAM holding the bit pattern to be displayed. The size of the RAM is 240 RGB x 320 x 18 / 8 = 518,400 bytes. For mechanical flexibility, re-mapping on both Segment and Common outputs can be selected by software. Please refer to the command "Data Output/Scan direction" for detail description.

Four pages of display data forms a RAM address block and stored in the GDDRAM. Each block will form the fundamental units of scrolling addresses. Various types of area scrolling can be performed by software program according to the command "Set area Scroll" and "Set Scroll Start".

Gamma/Grayscale Voltage Generator

The grayscale voltage circuit generates a LCD driver circuit that corresponds to the grayscale levels as specified in the grayscale gamma-adjusting resistor. 262,144 possible colors can be displayed when 1 pixel = 18 bit. For details, see the gamma-adjusting resistor.

Booster and Regulator Circuit

These two functional blocks generate the voltage of VGH, VGOFFL, VCOM levels and Vlcd0~63 which are necessary for operating a TFT LCD.

Oscillation Circuit (OSC)

This module is an On-Chip low power RC oscillator circuitry. The oscillator generates the clock for the DC-DC voltage converter. This clock is also used in the Display Timing Generator.

Data Latches

This block is a series of latches carrying the display signal information. These latches hold the data, which will be fed to the HV Buffer Cell and Level Selector to output the required voltage level.

SSD1289 Series | Rev 0.32 | P 17/60 | Dec 2005 | **Solomon Systech**

9 COMMAND TABLE

Table 4 - Command Table

Reg#	Register	R/W	D/C	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
R	Index	0	0	*	*	*	*	*	*	*	*	ID7	ID6	ID5	ID4	ID3	ID2	ID1	ID0
SR	Status Read	1	0	L7	L6	L5	L4	L3	L2	L1	L0	0	0	0	0	0	0	0	0
R00h	Oscillation Start	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	OSCEN
R01h	Driver output control	0	1	0	RL	REV	CAD	BGR	SM	ТВ	MUX8	MUX7	MUX6	MUX5	MUX4	MUX3	MUX2	MUX1	MUX0
R02h	LCD drive AC control	0	1	0	0	0	FLD	ENWS	B/C	EOR	WSMD	NW7	NW6	NW5	NW4	NW3	NW2	NW1	NW0
R03h	Power control (1)	0	1	DCT3	DCT2	DCT1	DCT0	BT2	BT1	BT0	0	DC3	DC2	DC1	DC0	AP2	AP1	AP0	0
R05h	Compare register (1)	0	1	CPR5	CPR4	CPR3	CPR2	CPR1	CPR0	0	0	CPG5	CPG4	CPG3	CPG2	CPG1	CPG0	0	0
R06h	Compare register (2)	0	1	0	0	0	0	0	0	0	0	CPB5	CPB4	CPB3	CPB2	CPB1	CPB0	0	0
R07h	Display control	0	1	0	0	0	PT1	PT0	VLE2	VLE1	SPT	0	0	GON	DTE	CM	0	D1	D0
R0Bh	Frame cycle control	0	1	NO1	NO0	SDT1	SDT0	0	EQ2	EQ1	EQ0	DIV1	DIV0	SDIV	SRTN	RTN3	RTN2	RTN1	RTN0
	Power control (2)	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	VRC2	VRC1	VRC0
	Power control (3)	0	1	0	0	0	0	0	0	0	0	0	0	0	0	VRH3	VRH2	VRH1	VRH0
R0Eh R0Fh	Power control (4) Gate scan start	0	1	0	0	VCOMG 0	VDV4 0	VDV3	VDV2	VDV1 0	VDV0 SCN8	0 SCN7	0 SCN6	0 SCN5	0 SCN4	0 SCN3	0 SCN2	0 SCN1	0 SCN0
	position																		
	Sleep mode	0	1	0 VS	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SLP
R11h	Entry mode	0	1	mode	DFM1	DFM0	TRANS	OEDef	WMode	DMode1	DMode0	TY1	TY0	ID1	ID0	AM	LG2	LG1	LG0
R16h	Horizontal Porch	0	1	XL7	XL6	XL5	XL4	XL3	XL2	XL1	XL0	HBP7	HBP6	HBP5	HBP4	HBP3	HBP2	HBP1	HBP0
R17h	Vertical Porch	0	1	VFP7	VFP6	VFP5	VFP4	VFP3	VFP2	VFP1	VFP0	VBP7	VBP6	VBP5	VBP4	VBP3	VBP2	VBP1	VBP0
R1Eh	Power control (5)	0	1	0	0	0	0	0	0	0	0	nOTP	0	VCM5	VCM4	VCM3	VCM2	VCM1	VCM0
R22h	RAM data write	0	1						Data[17:	0] mappin	g depend	s on the	interface	e setting					
	RAM data read	1	1				ı	ı	-	- ''					1	ı	ı	1	
R23h	RAM write data mask (1)	0	1	WMR5	WMR4	WMR3	WMR2	WMR1	WMR0	0	0	WMG5	WMG4	WMG3	WMG2	WMG1	WMG0	0	0
R24h	RAM write data mask (2)	0	1	0	0	0	0	0	0	0	0	WMB5		WMB3	WMB2	WMB1	WMB0	0	0
	VCOM OTP (1)	0	1	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0
	VCOM OTP (2)	0	1	1	0	0	0	0	0	0	0	1	1	0	0	0	0	0	0
	γ control (1)	0	1	0	0	0	0	0	PKP12	PKP11	PKP10	0	0	0	0	0	PKP02	PKP01	PKP00
	γ control (2)	0	1	0	0	0	0	0	PKP32	PKP31	PKP30	0	0	0	0	0	PKP22	PKP21	PKP20
	γ control (3)	0	1	0	0	0	0	0	PKP52	PKP51	PKP50	0	0	0	0	0	PKP42	PKP41	PKP40
	γ control (4)	0	1	0	0	0	0	0	PRP12	PRP11	PRP10	0	0	0	0	0	PRP02	PRP01	PRP00
	γ control (5)	0	1	0	0	0	0	0	PKN12	PKN11	PKN10	0	0	0	0	0	PKN02	PKN01	PKN00
	γ control (6)	0	1	0	0	0	0	0	PKN32	PKN31	PKN30	0	0	0	0	0	PKN22	PKN21	PKN20
	γ control (7)	0	1	0	0	0	0	0	PKN52	PKN51	PKN50	0	0	0	0	0			PKN40
	γ control (8)	0	1	0	0	0	0	0	PRN12	PRN11	PRN10	0	0	0	0	0	PRN02		PRN00
	γ control (9)	0	1	0	0	0	VRP14	VRP13	VRP12	VRP11	VRP10	0	0	0	0	VRP03			VRP00
R3Bh	γ control (10)	0	1	0	0	0	VRN14	VRN13	VRN12	VRN11	VRN10	0	0	0	0	VRN03	VRN02	VRN01	VRN00
R41h	Vertical scroll control (1)	0	1	0	0	0	0	0	0	0	VL18	VL17	VL16	VL15	VL14	VL13	VL12	VL11	VL10
R42h	Vertical scroll control (2)	0	1	0	0	0	0	0	0	0	VL28	VL27	VL26	VL25	VL24	VL23	VL22	VL21	VL20
R44h	Horizontal RAM address position	0	1	HEA7	HEA6	HEA5	HEA4	HEA3	HEA2	HEA1	HEA0	HSA7	HSA6	HSA5	HSA4	HSA3	HSA2	HSA1	HSA0
R45h	Vertical RAM address start position	0	1	0	0	0	0	0	0	0	VSA8	VSA7	VSA6	VSA5	VSA4	VSA3	VSA2	VSA1	VSA0
R46h	Vertical RAM address end position	0	1	0	0	0	0	0	0	0	VEA8	VEA7	VEA6	VEA5	VEA4	VEA3	VEA2	VEA1	VEA0

 Solomon Systech
 Dec 2005
 P 18/60
 Rev 0.32
 SSD1289 Series

(Continued)

Reg#	Register	R/W	D/C	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
R48h	First window start	0	1	0	0	0	0	0	0	0	SS18	SS17	SS16	SS15	SS14	SS13	SS12	SS11	SS10
R49h	First window end	0	1	0	0	0	0	0	0	0	SE18	SE17	SE16	SE15	SE14	SE13	SE12	SE11	SE10
R4Ah	Second window start	0	1	0	0	0	0	0	0	0	SS28	SS27	SS26	SS25	SS24	SS23	SS22	SS21	SS20
R4Bh	Second window end	0	1	0	0	0	0	0	0	0	SE28	SE27	SE26	SE25	SE24	SE23	SE22	SE21	SE20
R4Eh	Set GDDRAM X address counter	0	1	0	0	0	0	0	0	0	0	XAD7	XAD6	XAD5	XAD4	XAD3	XAD2	XAD1	XAD0
R4Fh	Set GDDRAM Y address counter	0	1	0	0	0	0	0	0	0	YAD8	YAD7	YAD6	YAD5	YAD4	YAD3	YAD2	YAD1	YAD0

Note 1 : * means don't care Note 2 : Register bits REV, CAD, BGR, TB, RL, CM will override the corresponding hardware pins settings.

SSD1289 Series Rev 0.32 P 19/60 Dec 2005 Solomon Systech

10 Register POR value

Table 5 – Registers POR value

Reg#	Register	Hex code	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
R00h	Oscillation Start	0000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R01h	Driver output control	433F	0	1	0	0	0	0	1	1	0	0	1	1	1	1	1	1
R02h	LCD drive AC control	0400	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
R05h	Compare register (1)	0000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R06h	Compare register (2)	0000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R07h	Display control	0000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R0Bh	Frame cycle control	D308	1	1	0	1	0	0	1	1	0	0	0	0	1	0	0	0
R0Ch	Power control (2)	0004	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
R0Fh	Gate scan start position	0000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R10h	Sleep mode	0001	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
R11h	Entry mode	6830	0	1	1	0	1	0	0	0	0	0	1	1	0	0	0	0
R16h	Horizontal Porch	EF1C	1	1	1	0	1	1	1	1	0	0	0	1	1	1	0	0
R17h	Vertical Porch	0003	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1
R23h	RAM write data mask (1)	0000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R24h	RAM write data mask (2)	0000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R41h	Vertical scroll control (1)	0000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R42h	Vertical scroll control (2)	0000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R44h	Horizontal RAM address position	EF00	1	1	1	0	1	1	1	1	0	0	0	0	0	0	0	0
R45h	Vertical RAM address start position	0000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R46h	Vertical RAM address end position	013F	0	0	0	0	0	0	0	1	0	0	1	1	1	1	1	1
R48h	First window start	0000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R49h	First window end	013F	0	0	0	0	0	0	0	1	0	0	1	1	1	1	1	1
R4Ah	Second window start	0000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R4Bh	Second window end	013F	0	0	0	0	0	0	0	1	0	0	1	1	1	1	1	1
R4Eh	Set X address counter	0000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R4Fh	Set Y address counter	0000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

 Solomon Systech
 Dec 2005
 P 20/60
 Rev 0.32
 SSD1289 Series

Table 6 – Registers POR value at GAMAS[2:0] = 000

Reg#	Register	Hex code	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
R03h	Power control (1)	6664	0	1	1	0	0	1	1	0	0	1	1	0	0	1	0	0
R0Dh	Power control (3)	0009	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1
R0Eh	Power control (4)	3200	0	0	1	1	0	0	1	0	0	0	0	0	0	0	0	0
R1Eh	Power control (5)	0029	0	0	0	0	0	0	0	0	0	0	1	0	1	0	0	1

Table 7 – Registers POR value at GAMAS[2:0] = 001

Reg#	Register	Hex code	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
R03h	Power control (1)	6564	0	1	1	0	1	0	1	0	0	1	1	0	0	1	0	0
R0Dh	Power control (3)	000A	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0
R0Eh	Power control (4)	2C00	0	0	1	0	1	1	0	0	0	0	0	0	0	0	0	0
R1Eh	Power control (5)	0034	0	0	0	0	0	0	0	0	0	0	1	1	0	1	0	0

Table 8 – Registers POR value at GAMAS[2:0] = 010

Reg#	Register	Hex code	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
R03h	Power control (1)	6264	0	1	1	0	0	0	1	0	0	1	1	0	0	1	0	0
R0Dh	Power control (3)	8000	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0
R0Eh	Power control (4)	3200	0	0	1	1	0	0	1	0	0	0	0	0	0	0	0	0
R1Eh	Power control (5)	002F	0	0	0	0	0	0	0	0	0	0	1	0	1	1	1	1

Table 9 - Registers POR value at GAMAS[2:0] = 011

Reg#	Register	Hex code	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
R03h	Power control (1)	6464	0	1	1	0	0	1	0	0	0	1	1	0	0	1	0	0
R0Dh	Power control (3)	000A	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0
R0Eh	Power control (4)	3000	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0
R1Eh	Power control (5)	0031	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	1

 SSD1289 Series
 Rev 0.32
 P 21/60
 Dec 2005
 Solomon Systech

COMMAND DESCRIPTION

Index / Status / Display control Instruction

Index (IR)

R/W	DC	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
W	0	*	*	*	*	*	*	*	*	ID7	ID6	ID5	ID4	ID3	ID2	ID1	ID0

The index instruction specifies the RAM control indexes (R00h to RFFh). It sets the register number in the range of 00000000 to 111111111 in binary form. But do not access to Index register and instruction bits which do not have it's own index register.

Device Code Read (R00h)

R/W	DC	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
R	1	0	0	0	1	0	0	1	0	1	0	0	0	1	0	0	1

If this register is read forcibly, 1289h is read.

Oscillator (R00h) (POR = 0000h)

R/W	DC	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
W	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	OSCEN
Р	OR	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	0

OSCEN: The oscillator will be turned on when OSCEN = 1, off when OSCEN = 0.

Driver Output Control (R01h) (POR = 433Fh)

	R/W	DC	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
	W	1	0	RL	REV	CAD	BGR	SM	TB	MUX8	MUX7	MUX6	MUX5	MUX4	MUX3	MUX2	MUX1	MUX0
ĺ	PC)R	-	1	0	0	0	0	1	1	0	0	1	1	1	1	1	1

REV: Displays all character and graphics display sections with reversal when REV = "1". Since the grayscale level can be reversed, display of the same data is enabled on normally white and normally black panels. Source output level is indicated below.

REV	RGB data	Source O	utput level
		VcomH = "L"	VcomH = "H"
	00000H	V63	V0
0	:	:	:
	3FFFFH	V0	V63
	00000H	V0	V63
1	:	:	:
	3FFFFH	V63	V0

CAD: Set up based on retention capacitor configuration of the TFT panel.

CAD	Retention capacitor configuration
0	Cs on Common (POR)
1	Cs on Gate

BGR: Selects the <R><G> arrangement. When BGR = "0" <R><G> color is assigned from S0. When BGR = "1" <G><R> color is assigned from S0.

SM: Change scanning order of gate driver. Select the order according to the mounting method.

TB: Selects the output shift direction of the gate driver. When TB = 1, G0 shifts to G319. When TB = 0, G319 shifts to G0.


Solomon Systech Dec 2005 | P 22/60 | Rev 0.32 | SSD1289 Series

RL: Selects the output shift direction of the source driver. When RL = "1", S0 shifts to S719 and <R><G><color is assigned from S0. When RL = "0", S719 shifts to S0 and <R><G><color is assigned from S719. Set RL bit and BGR bit when changing the dot order of R, G and B. RL setting will be ignored when display with RAM (Dmode[1:0] = 00).


MUX[8:0]: Specify number of lines for the LCD driver. MUX[8:0] settings cannot exceed 319. Remark: When using the partial display, the output for non-display area will be minimum voltage.

SSD1289 Series | Rev 0.32 | P 23/60 | Dec 2005 | **Solomon Systech**





Solomon Systech Dec 2005 | P 24/60 | Rev 0.32 | SSD1289 Series



SSD1289 Series | Rev 0.32 | P 25/60 | Dec 2005 | **Solomon Systech**

LCD-Driving-Waveform Control (R02h) (POR = 0400h)

R/W	DC	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
W	1	0	0	0	FLD	ENWS	B/C	EOR	WSMD	NW7	NW6	NW5	NW4	NW3	NW2	NW1	NW0
PC	R	-	-	-	0	0	1	0	0	0	0	0	0	0	0	0	0

FLD: Set display in interlace drive mode to protect from flicker. It splits one frame into 3 fields and drive. When FLD = 1, it is 3 field driving, which also limit VBP = 1 and cannot be used for Cs on gate panel type. That is CAD = 1 & FLD =1 cannot be coexist. When FLD = 0, it is normal driving, either type B or type C depends on B/C.


B/C: When B/C = 0, frame inversion of the LCD driving signal is enabled. When B/C = 1, a N-line inversion waveform is generated and alternates in each N lines specified by bits EOR and NW7-0.

EOR: When B/C = 1 and EOR = 1, the odd/even frame-select signals and the N-line inversion signals are EORed for alternating drive. EOR is used when the LCD is not alternated by combining the set values of the lines of the LCD driven and the N-lines.

NW[7:0]: Specify the number of lines that will alternate at the N-line inversion setting (B/C = 1). NW6-0 alternate for every set value + 1 lines.


ENWS: When ENWS = 1, it enables WSYNC output pin. Mode1 or Mode2 is selected by WSMD. When ENWS = 0(POR), it disables WSYNC feature, the WSYNC output pin will be high-impedance.

WSMD = 0 is **mode1**, the waveform of WSYNC output will be:



tn is the time when there is No Update of LCD screen from on-chip ram content. **tu** is the time when the LCD screen is updating based on on-chip ram content. e.g. fosc = 500KHz, for 320mux, tn = 192us (4 lines), tu =15.36ms (320 lines)

WSMD = 1 is **mode2**, the waveform of WSYNC output will be:



For fast write MCU: MCU should start to write new frame of ram data just after rising edge of long WSYNC pulse and should be finished well before the rising edge of the next long WSYNC pulse. e.g. 5MHz 8 bit parallel write cycle for 18 bit color depth, or 3MHz 8 bit parallel write cycle for 16 bit color depth.

For slow write MCU (Half the write speed of fast write): MCU should start to write new frame ram data after the rising edge of the first short WSYNC pulse and must be finished within 2 frames time. e.g. 2.5MHz 8 bit parallel write cycle for 18 bit color depth.

* Usually, mode2 is for slower MCU, while mode1 is for fast MCU.

Solomon Systech Dec 2005 | P 26/60 | Rev 0.32 | SSD1289 Series

Power control 1 (R03h) (POR = 6664h)

R/W	DC	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
W	1	DCT3	DCT2	DCT1	DCT0	BT2	BT1	ВТ0	0	DC3	DC2	DC1	DC0	AP2	AP1	AP0	0
PC	R	0	1	1	0	0	1	1	-	0	1	1	0	0	1	0	-

^{*}note: this POR value is for GAMAS[2:0] = 000, for POR values of all GAMAS[2:0] setting please refer to Table 6 - 9.

DCT[3:0]: Set the step-up cycle of the step-up circuit for 8-color mode (CM = V_{DDIO}). When the cycle is accelerated, the driving ability of the step-up circuit increases, but its current consumption increases too. Adjust the cycle taking into account the display quality and power consumption.

DCT3	DCT2	DCT1	DCT0	Step-up cycle
0	0	0	0	Fline × 24
0	0	0	1	Fline × 16
0	0	1	0	Fline × 12
0	0	1	1	Fline × 8
0	1	0	0	Fline × 6
0	1	0	1	Fline × 5
0	1	1	0	Fline × 4
0	1	1	1	Fline × 3
1	0	0	0	Fline × 2
1	0	0	1	Fline × 1
1	0	1	0	fosc / 4
1	0	1	1	fosc / 6
1	1	0	0	fosc / 8
1	1	0	1	fosc / 10
1	1	1	0	fosc / 12
1	1	1	1	fosc / 16

^{*} Fline = Line frequency

fosc = Internal oscillator frequency (~500KHz)

BT[2:0]: Control the step-up factor of the step-up circuit. Adjust the step-up factor according to the power-supply voltage to be used.

BT2	BT1	BT0	V _{GH} output	V _{GL} output	V _{GH} booster ratio	V _{GL} booster ratio
0	0	0	V _{CIX2} x 3	$-(V_{CIX2} \times 3) + V_{CI}$	+6	-5
0	0	1	V _{CIX2} x 3	-(V _{CIX2} x 2)	+6	-4
0	1	0	V _{CIX2} x 3	-(V _{CIX2} x 3)	+6	-6
0	1	1	$V_{CIX2} \times 2 + V_{CI}$	$-(V_{CIX2} \times 3) + V_{CI}$	+5	-5
1	0	0	$V_{CIX2} \times 2 + V_{CI}$	-(V _{CIX2} x 2)	+5	-4
1	0	1	$V_{CIX2} \times 2 + V_{CI}$	-(V _{CIX2} x 2) + V _{CI}	+5	-3
1	1	0	V _{CIX2} x 2	-(V _{CIX2} x 2)	+4	-4
1	1	1	V _{CIX2} x 2	-(V _{CIX2} x 2) + V _{CI}	+4	-3

SSD1289 Series | Rev 0.32 | P 27/60 | Dec 2005 | **Solomon Systech**

DC[3:0]: Set the step-up cycle of the step-up circuit for 262k-color mode (CM = V_{SS}). When the cycle is accelerated, the driving ability of the step-up circuit increases, but its current consumption increases too. Adjust the cycle taking into account the display quality and power consumption.

DC3	DC2	DC1	DC0	Step-up cycle
0	0	0	0	Fline × 24
0	0	0	1	Fline × 16
0	0	1	0	Fline × 12
0	0	1	1	Fline × 8
0	1	0	0	Fline × 6
0	1	0	1	Fline × 5
0	1	1	0	Fline × 4
0	1	1	1	Fline × 3
1	0	0	0	Fline × 2
1	0	0	1	Fline × 1
1	0	1	0	fosc / 4
1	0	1	1	fosc / 6
1	1	0	0	fosc / 8
1	1	0	1	fosc / 10
1	1	1	0	fosc / 12
1	1	1	1	fosc / 16

^{*} Fline = Line frequency

fosc = Internal oscillator frequency (~500KHz)

AP[2:0]: Adjust the amount of current from the stable-current source in the internal operational amplifier circuit. When the amount of current becomes large, the driving ability of the operational-amplifier circuits increase. Adjust the current taking into account the power consumption. During times when there is no display, such as when the system is in a sleep mode.

AP2	AP1	AP0	Op-amp power
0	0	0	Least
0	0	1	Small
0	1	0	Small to medium
0	1	1	Medium
1	0	0	Medium to large
1	0	1	Large
1	1	0	Large to Maximum
1	1	1	Maximum

Compare register (R05h-R06h) (POR = 0000h)

Reg#	R/W	DC	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
R05h	W	1	CPR5	CPR4	CPR3	CPR2	CPR1	CPR0	0	0	CPG5	CPG4	CPG3	CPG2	CPG1	CPG0	0	0
Kusii	P	OR .	0	0	0	0	0	0	-	-	0	0	0	0	0	0	-	-
R06h	W	1	0	0	0	0	0	0	0	0	CPB5	CPB4	CPB3	CPB2	CPB1	CPB0	0	0
Koon	P	OR .	-		-	-	-	-	-	-	0	0	0	0	0	0	-	-

CPR[5:0], CPB[5:0]: Set the value for the compare register, of which the data read out from the GDDRAM or data written to the GDDRAM by the microcomputer are compared. This function is not available in the external display interface mode. In the external display mode, make sure LG[2:0] = "000". CPR[5:0] compares the pins RR[5:0], CPG[5:0] compares the pins GG[5:0], and CPB[5:0] compares the pins BB[5:0]. Refer to Section 14 Interface Mapping for writing methods in RGB data.

Solomon Systech Dec 2005 | P 28/60 | Rev 0.32 | SSD1289 Series

Display Control (R07h) (POR = 0000h)

R/W	DC	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
W	1	0	0	0	PT1	PT0	VLE2	VLE1	SPT	0	0	GON	DTE	CM	0	D1	D0
PC	R	-	-	-	0	0	0	0	0	-	-	0	0	0	-	0	0

PT[1:0]: Normalize the source outputs when non-displayed area of the partial display is driven.

VLE[2:1]: When VLE1 = 1 or VLE2 = 1, a vertical scroll is performed in the 1st screen by taking data VL17-0 in R41h register. When VLE2 = 1 and VLE1 = 1, a vertical scroll is performed in the 1st and 2nd screen by VL1[8:0] and VL2[8:0] respectively.

SPT: When SPT = "1", the 2-division LCD drive is performed.

CM: When CM = 1, 8-color mode is selected.


GON: Gate off level becomes VGH when GON = "0".

D[1:0]: Display is on when D1 = "1" and off when D1 = "0". When off, the display data remains in the GDDRAM, and can be displayed instantly by setting D1 = "1". When D1= "0", the display is off with all of the source outputs set to the GND level. Because of this, the driver can control the charging current for the LCD with AC driving. When D[1:0] = "01", the internal display is performed although the display is off. When D[1:0] = "00", the internal display operation halts and the display is off. Control the display on/off while control GON and DTE.

Frame Cycle Control (R0Bh) (POR = D308h)

R/W	DC	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
W	1	NO1	NO0	SDT1	SDT0	0	EQ2	EQ1	EQ0	DIV1	DIV0	SDIV	SRTN	RTN3	RTN2	RTN1	RTN0
P	OR	1	1	0	1	-	0	1	1	0	0	0	0	1	0	0	0

NO[1:0]: Sets amount of non-overlap of the gate output.




SDT[1:0]: Set delay amount from the gate output signal falling edge of the source outputs.

SDT1	SDT0	Delay amount of the source output
0	0	0 clock cycle
0	1	1 clock cycle
1	0	2 clock cycle
1	1	3 clock cycle

SSD1289 Series | Rev 0.32 | P 29/60 | Dec 2005 | **Solomon Systech**

EQ[2:0]: Sets the equalizing period.

EQ2	EQ1	EQ0	EQ period
0	0	0	No EQ
0	0	1	2 clock cycle
0	1	0	3 clock cycle
0	1	1	4 clock cycle
1	0	0	5 clock cycle
1	0	1	6 clock cycle
1	1	0	7 clock cycle
1	1	1	8 clock cycle



DIV[1:0]: Set the division ratio of clocks for internal operation. Internal operations are driven by clocks which frequency is divided according to the DIV1-0 setting.

DIV1	DIV0	Division Ratio
0	0	1
0	1	2
1	0	4
1	1	8

* fosc = internal oscillator frequency, ~500kHz

SDIV: When SDIV = 1, DIV1-0 value will be count. When SDIV = 0, DIV1-0 value will be auto determined.

SRTN: When SRTN =1, RTN3-0 value will be count. When SRTN = 0, RTN3-0 value will be auto determined.

RTN[3:0]: Set the no. of clocks in each line. The total number will be the decimal value of RTN3-0 plus 16. e.g. if RTN3-0 = "1010h", the total number of clocks in each line = 10 + 16 = 26 clocks.

Solomon Systech Dec 2005 | P 30/60 | Rev 0.32 | SSD1289 Series

Power Control 2 (R0Ch) (POR = 0004h)

R/W	DC	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
W	1	0	0	0	0	0	0	0	0	0	0	0	0	0	VRC2	VRC1	VRC0
PC	R	-	-	-	-	-	-	-	-	-	-	-	-	-	1	0	0

VRC[2:0]: Adjust VCIX2 output voltage. The adjusted level is indicated in the chart below VRC2-0 setting.

VRC2	VRC1	VRC0	VCIX2 voltage
0	0	0	5.1V
0	0	1	5.2V
0	1	0	5.3V
0	1	1	5.4V
1	0	0	5.5V
1	0	1	5.6V
1	1	0	5.7V
1	1	1	5.8V

Power Control 3 (R0Dh) (POR = 0809h)

R/W	DC	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
W	1	0	0	0	0	0	0	0	0	0	0	0	0	VRH3	VRH2	VRH1	VRH0
PC	R*	-	-	-	-	-	-	-	-	-	-	-	-	1	0	0	1

^{*}note: this POR value is for GAMAS[2:0] = 000, for POR values of all GAMAS[2:0] setting please refer to Table 6-9.

VRH[3:0]: Set amplitude magnification of V_{LCD63} . These bits amplify the V_{LCD63} voltage 1.54 to 2.725 times the Vref voltage set by VRH3-0.

VRH3	VRH2	VRH1	VRH0	V _{LCD63} Voltage
0	0	0	0	Vref x 1.540
0	0	0	1	Vref x 1.620
0	0	1	0	Vref x 1.700
0	0	1	1	Vref x 1.780
0	1	0	0	Vref x 1.850
0	1	0	1	Vref x 1.930
0	1	1	0	Vref x 2.020
0	1	1	1	Vref x 2.090
1	0	0	0	Vref x 2.165
1	0	0	1	Vref x 2.245
1	0	1	0	Vref x 2.335
1	0	1	1	Vref x 2.400
1	1	0	0	Vref x 2.500
1	1	0	1	Vref x 2.570
1	1	1	0	Vref x 2.645
1	1	1	1	Vref x 2.725

^{*}Vref is the internal reference voltage equals to 2.0V.

SSD1289 Series | Rev 0.32 | P 31/60 | Dec 2005 | **Solomon Systech**

Power Control 4 (R0Eh) (POR = 3200h)

R	/W	DC	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
	W	1	0	0	VCOMG	VDV4	VDV3	VDV2	VDV1	VDV0	0	0	0	0	0	0	0	0
	РО	R*	-	-	1	1	0	0	1	0	-	-		-			-	-

^{*}note: this POR value is for GAMAS[2:0] = 000, for POR values of all GAMAS[2:0] setting please refer to Table 6 - 9.

VcomG: When VcomG = "1", it is possible to set output voltage of VcomL to any level, and the instruction (VDV4-0) becomes available. When VcomG = "0", VcomL output is fixed to Hi-z level, VCIM output for VcomL power supply stops, and the instruction (VDV4-0) becomes unavailable. Set VcomG according to the sequence of power supply setting flow as it relates with power supply operating sequence.

VDV[4:0]: Set the alternating amplitudes of Vcom at the Vcom alternating drive. These bits amplify 0.6 to 1.23 times the VLCD63 voltage. When VcomG = "0", the settings become invalid. External voltage at VcomR is referenced when VDH = "01111".

VCOML = 0.9475*VCOMH - VCOMA


VDV4	VDV3	VDV2	VDV1	VDV0	Vcom Amplitude
0	0	0	0	0	VLCD63 x 0.60
0	0	0	0	1	VLCD63 x 0.63
0	0	0	1	0	VLCD63 x 0.66
		:			:
		:			Step = 0.03
		:			:
0	1	1	0	1	VLCD63 x 0.99
0	1	1	1	0	VLCD63 x 1.02
					Reference from
0	1	1	1	1	external variable
					resistor
1	0	0	0	0	VLCD63 x 1.05
1	0	0	0	1	VLCD63 x 1.08
		:			:
		:			Step = 0.03
		:			:
1	0	1	0	1	VLCD63 x 1.20
1	0	1	1	0	VLCD63 x 1.23
1	0	1	1	1	Reserved
1	1	*	*	*	Reserved

Note: Vcom amplitude < 5V

Gate Scan Position (R0Fh) (POR = 0000h)

_	R/W	DC	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
	W	1	0	0	0	0	0	0	0	SCN8	SCN7	SCN6	SCN5	SCN4	SCN3	SCN2	SCN1	SCN0
ſ	PC)R	-	-	-	-	-	-	-	0	0	0	0	0	0	0	0	0

SCN[8:0]: Set the scanning starting position of the gate driver. The valid range is from 0 to 319.



Solomon Systech Dec 2005 | P 32/60 | Rev 0.32 | SSD1289 Series

Sleep mode (R10h) (POR = 0001h)

R/W	DC	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
W	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SLP
PC	R	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	1

SLP: When SLP = 1, the driver enters into the sleep mode. In the sleep mode, the internal display operations are halted except the R-C oscillator to reduce current consumption. No change in the GDDRAM data or instructions during the sleep mode is made, although it is retained.

Entry Mode (R11h) (POR = 6830h)

R/W	DC	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
W	1	VSMode	DFM1	DFM0	TRANS	OEDef	WMode	DMode1	DMode0	TY1	TY0	ID1	ID0	AM	LG2	LG1	LG0
P	OR	0	1	1	0	1	0	0	0	0	0	1	1	0	0	0	0

VSMode: When VSMode = 1 at DMode[1:0] = "00", the frame frequency will be dependent on VSYNC.

DFM[1:0]: Set the color display mode.

DFM1	DFM0	Color mode
1	1	65k color (POR)
1	0	262k color

TRANS: When TRANS = 1, transparent display is allowed during DMode[1:0] = "1x".

OEDef: When OEDef = 1, OE defines the display window.

WMode: When Wmode = 0, write ram from normal data bus.

DMode[1:0]: SSD1289 allows data display from ram data or from generic input data. When DMode[1:0] = "00", it displays the ram content. When DMode[1:0] = "01", it displays from generic input data.

DMode1	DMode0	Display
0	0	Ram (POR)
0	1	Generic input

TY[1:0]: In 262k color mode, 16 bit parallel interface, there are three types of methods in writing data into the ram, Type A, B and C are described as below.

TY1	TY0	Writing mode
0	0	Type A
0	1	Type B
1	0	Type C

				Hardware pins																
Interface	Color mode	Cycle	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
	262k Type A	1 st	R5	R4	R3	R2	R1	R0	Х	Х		G5	G4	G3	G2	G1	G0	Х	Х	
		2 nd	B5	G4	В3	B2	B1	B0	Х	Х		R5	R4	R3	R2	R1	R0	Х	Х	
		3 rd	G5	G4	G3	G2	G1	G0	Х	Х		B5	G4	В3	B2	B1	B0	Х	Х	
16 bit	262k Type B	1 st	R5	R4	R3	R2	R1	R0	Х	Х		G5	G4	G3	G2	G1	G0	Х	Х	
		2 nd	Х	Х	Х	Х	Х	Х	Х	Х		B5	G4	B3	B2	B1	B0	Х	Х	
	262k Type C	1 st	R5	R4	R3	R2	R1	R0	Х	Х		G5	G4	G3	G2	G1	G0	Х	Х	
		2 nd	B5	G4	В3	B2	B1	B0	Х	Х		Х	Х	Х	Х	Х	Х	Х	Х	

Remark:


X

Don't care bits Not connected pins

SSD1289 Series | Rev 0.32 | P 33/60 | Dec 2005 | **Solomon Systech**

ID[1:0]: The address counter is automatically incremented by 1, after data are written to the GDDRAM when ID[1:0] = "1". The address counter is automatically decremented by 1, after data are written to the GDDRAM when ID[1:0] = "0". The setting of incrementing or decrementing of the address counter can be made independently in each upper and lower bit of the address. The direction of the address when data are written to the GDDRAM is set with AM bits.

AM: Set the direction in which the address counter is updated automatically after data are written to the GDDRAM. When AM = "0", the address counter is updated in the horizontal direction. When AM = "1", the address counter is updated in the vertical direction. When window addresses are selected, data are written to the GDDRAM area specified by the window addresses in the manner specified with ID1-0 and AM bits.



LG[2:0]: Write data to the GDDRAM after comparing the write data written to the GDDRAM by the microcomputer with the values in the compare registers (CPR[5:0], CPG[5:0], CPB[5:0]) and performing a logical and arithmetic operation on them.

Horizontal Porch (R16h) (POR = EF1Ch)

R/W DC IB15 IB14 IB13 IB12 IB11 IB10 IB9 IB8 IB7 IB6 IB5 IB4 IB3 IB2 IB1 IB0

W 1 XL7 XL6 XL5 XL4 XL3 XL2 XL1 XL0 HBP7 HBP6 HBP5 HBP4 HBP3 HBP2 HBP1 HBP0


XL[7:0]: Set the number of valid pixel per line. Number of valid pixel per line is equal to XL[7:0] + 1

XL7	XL6	XL5	XL4	XL3	XL2	XL1	XL0	No. of pixel per line
0	0	0	0	0	0	0	0	1
0	0	0	0	0	0	0	1	2
0	0	0	0	0	0	1	0	3
		: Step = 1 :						
1	1	1	0	1	1	1	0	239
1	1	1	0	1	1	1	1	240 (POR)
1	1	1	1	0	0	0	0	Reserved
1	1	1	1	*	*	*	*	Reserved

Solomon Systech Dec 2005 | P 34/60 | Rev 0.32 | SSD1289 Series

HBP[7:0]: Set the delay period from falling edge of HSYNC signal to first valid data. The pixel data exceed the range set by XL[7:0] and before the first valid data will be treated as dummy data.

НВР7	НВР6	HBP5	HBP4	НВР3	HBP2	HBP1	НВР0	No. of clock cycle of DOTCLK
0	0	0	0	0	0	0	0	2
0	0	0	0	0	0	0	1	3
	: Step = 1 :							
0	0	0	1	1	0	1	0	28
0	0	0	1	1	0	1	1	29
0	0	0	1	1	1	0	0	30 (POR)
0	0	0	1	1	1	0	1	31
0	0	0	1	1	1	1	0	32
			: Step = 1 :					
1	1	1	1	1	1	1	0	256
1	1	1	1	1	1	1	1	257



SSD1289 Series | Rev 0.32 | P 35/60 | Dec 2005 | **Solomon Systech**


Vertical Porch (R17h) (POR = 0003h)


R	/W	DC	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
١	N	1	0	VFP6	VFP5	VFP4	VFP3	VFP2	VFP1	VFP0	VBP7	VBP6	VBP5	VBP4	VBP3	VBP2	VBP1	VBP0
	РО	R	-	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1

VFP[6:0]: Set the delay period from the last valid line to the falling edge of VSYNC of the next frame. The line data within this delay period will be treated as dummy line.

VFP6	VFP5	VFP4	VFP3	VFP2	VFP1	VFP0	No. of clock cycle of HSYNC
0	0	0	0	0	0	0	1 (POR)
0	0	0	0	0	0	1	2
:	••						: Step = 1 :
1	1	1	1	1	1	0	127
1	1	1	1	1	1	1	128

VBP[7:0]: Set the delay period from falling edge of VSYNC to first valid line. The line data within this delay period will be treated as dummy line.





Solomon Systech Dec 2005 | P 36/60 | Rev 0.32 | SSD1289 Series

Power Control 5 (R1Eh) (POR = 0029h)

R/W	DC	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
W	1	0	0	0	0	0	0	0	0	nOTP	0	VCM5	VCM4	VCM3	VCM2	VCM1	VCM0
PO	R*	-	-	-	-	-	-	-	-	0	-	1	0	1	0	0	1

^{*}note: this POR value is for GAMAS[2:0] = 000, for POR values of all GAMAS[2:0] setting please refer to Table 6 - 9.

nOTP: nOTP equals to "0" after power on reset and VcomH voltage equals to programmed OTP value. When nOTP set to "1", setting of VCM[5:0] becomes valid and voltage of VcomH can be adjusted.

VCM[5:0]: Set the VcomH voltage if nOTP = "1". These bits amplify the VcomH voltage 0.35 to 0.99 times the VLCD63 voltage. Default value is "101001" when power on reset.

VCM5	VCM4	VCM3	VCM2	VCM1	VCM0	VcomH
0	0	0	0	0	0	VLCD63 x 0.35
0	0	0	0	0	1	VLCD63 x 0.36
						: Step = 0.01 :
1	1	1	1	1	0	VLCD63 x 0.98
1	1	1	1	1	1	VLCD63 x 0.99

Write Data to GRAM (R22h)

R/W	DC	D[17:0]
W	1	WD[17:0] mapping depends on the interface setting

WD[17:0]: Transforms all the GDDRAM data into 18-bit, and writes the data. Format for transforming data into 18-bit depends on the interface used. SSD1289 selects the grayscale level according to the GDDRAM data. After writing data to GDDRAM, address is automatically updated according to AM bit and ID bit. Access to GDDRAM during stand-by mode is not available.

Read Data from GRAM (R22h)

R/W	DC	D[17:0]
R	1	RD[17:0] mapping depends on the interface setting

RD[17:0]: Read 18-bit data from the GDDRAM. When the data is read to the microcomputer, the first-word read immediately after the GDDRAM address setting is latched from the GDDRAM to the internal read-data latch. The data on the data bus (DB17–0) becomes invalid and the second-word read is normal. When bit processing, such as a logical operation, is performed, only one read can be processed since the latched data in the first word is used.

RAM write data mask (R23h - R24h) (POR = 0000h)

Reg#	R/W	DC	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
R23h	W	1	WMR	WMR	WMR	WMR	WMR	WMR	0	0	WMG	WMG	WMG	WMG	WMG	WMG	0	0
KZSII	PO)R	0	0	0	0	0	0	-	-	0	0	0	0	0	0	-	-
R24h	W	1	0	0	0	0	0	0	0	0	WMB	WMB	WMB	WMB	WMB	WMB	0	0
NZ4II	PC)R	-	-	-	-	-	-	-	-	0	0	0	0	0	0	-	-

WMR[5:0], WMB[5:0]: In writing to the GDDRAM, these bits write-mask the data to be written to the GDDRAM by a bit unit. For example, if WMR5 = 1, the WMR5 write-mask is enabled and data RR5 will be masked and not write into the GDDRAM. WMR[5:0] mask pins RR[5:0], WMG[5:0] mask pins GG[5:0], and WMB[5:0] mask pins BB[5:0]. For writing GDDRAM methods, refer to Section 14 Interface Mapping".

SSD1289 Series | Rev 0.32 | P 37/60 | Dec 2005 | **Solomon Systech**

Vcom OTP (R28h - R29h)

Reg	R/W	DC	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
R28l	W	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0
R29l	W	1	1	0	0	0	0	0	0	0	1	1	0	0	0	0	0	0


When OTP is access, these registers must be set accordantly.

OTP programming sequence

Step		Oper	ation	
	Power up the module	e at VCI = 2.7V	, VDD = VDDIC) = 1.8V.
1		as normal to 65	k/262k color mo	ode (displaying a test
	pattern if any).		.,	" " \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
2	Set nOTP to "1" (R1	Eh) and optimiz	es VcomH by a	idjusting VCM[5:0]
	(R1Eh).			
3	Power down the who			
4	Connect a supply to	the module at \	/CI = 2.7V, VDI	D = VDDIO = 1.8V
	Write below commar	nds for OTP init	ialization and w	ait for 200ms for
	activate the OTP:			
		Index	Value	
5		R00h	0x0001	
3		R28h	0x0006	
		R29h	0x80C0	
	Connect a 14.5V sur	ply to VGH thr	ough a current l	imiting resistor, see
	figure below.		J	
6	Write the optimized	value found in S	Step 2 to VCM[5	5:0] (R1Eh) and set
6	nOTP to "1".			- , ,
7	Fire the OTP by write	e HEX code "00	00Ah" to registe	r R28h.
8	Wait at least 2 secor	nds.	=:	
0	OTP complete. Power	er down the wh	ole module and	remove 14.5V
9	supply.			

Note: nOTP must set to "0" to activate the OTP effect.

Figure 1 – OTP circuitry



Solomon Systech Dec 2005 | P 38/60 | Rev 0.32 | SSD1289 Series

Gamma Control (R30h to R3Bh)

Reg#	R/W	DC	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
R30h	w	1	0	0	0	0	0	PKP 12	PKP 11	PKP 10	0	0	0	0	0	PKP 02	PKP 01	PKP 00
R31h	W	1	0	0	0	0	0	PKP 32	PKP 31	PKP 30	0	0	0	0	0	PKP 22	PKP 21	PKP 20
R32h	w	1	0	0	0	0	0	PKP 52	PKP 51	PKP 50	0	0	0	0	0	PKP 42	PKP 41	PKP 40
R33h	W	1	0	0	0	0	0	PRP 12	PRP 11	PRP 10	0	0	0	0	0	PRP 02	PRP 01	PRP 00
R34h	W	1	0	0	0	0	0	PKN 12	PKN 11	PKN 10	0	0	0	0	0	PKN 02	PKN 01	PKN 00
R35h	w	1	0	0	0	0	0	PKN 32	PKN 31	PKN 30	0	0	0	0	0	PKN 22	PKN 21	PKN 20
R36h	w	1	0	0	0	0	0	PKN 52	PKN 51	PKN 50	0	0	0	0	0	PKN 42	PKN 41	PKN 40
R37h	w	1	0	0	0	0	0	PRN 12	PRN 11	PRN 10	0	0	0	0	0	PRN 02	PRN 01	PRN 00
R3Ah	w	1	0	0	0	VRP 14	VRP 13	VRP 12	VRP 11	VRP 10	0	0	0	0	VRP 03	VRP 02	VRP 01	VRP 00
R3Bh	W	1	0	0	0	VRN 14	VRN 13	VRN 12	VRN 11	VRN 10	0	0	0	0	VRN 03	VRN 02	VRN 01	VRN 00

PKP[52:00]: Gamma micro adjustment register for the positive polarity output

PRP[12:00]: Gradient adjustment register for the positive polarity output

VRP[14:00]: Adjustment register for amplification adjustment of the positive polarity output

PKN[52:00]: Gamma micro adjustment register for the negative polarity output

PRN[12:00]: Gradient adjustment register for the negative polarity output

VRN[14:00]: Adjustment register for the amplification adjustment of the negative polarity output. (For details, see the Section 11 Gamma Adjustment Function).

Vertical Scroll Control (R41h-R42h) (POR =0000h)

_				•		, ,	_		,									
Reg#	R/W	DC	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
D41h	W	1	0	0	0	0	0	0	0	VL18	VL17	VL16	VL15	VL14	VL13	VL12	VL11	VL10
R41h	PC	DR .	-	-	-	-	-	-	-	0	0	0	0	0	0	0	0	0
R42h -	W	1	0	0	0	0	0	0	0	VL28	VL27	VL26	VL25	VL24	VL23	VL22	VL21	VL20
R42h	PC)R	-	-	-	-	-	-	-	0	0	0	0	0	0	0	0	0

VL1[8:0]: Specify scroll length at the scroll display for vertical smooth scrolling. Any raster-row from the first to 320th can be scrolled for the number of the raster-row. After 320th raster-row is displayed, the display restarts from the first raster-row. The display-start raster-row (VL1[8:0]) is valid when VLE1 = "1" or VLE2 = "1". The raster-row display is fixed when VLE[2:1] = "00".

VL2[8:0]: Specify scroll length at the scroll display for vertical smooth scrolling at 2nd screen. The display-start raster-row (VL2[8:0]) is valid when VLE1 = "1" and VLE2 = "1".

Horizontal RAM address position (R44h) (POR = EF00h)

R/W	DC	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
W	1	HEA7	HEA6	HEA5	HEA4	HEA3	HEA2	HEA1	HEA0	HSA7	HSA6	HSA5	HSA4	HSA3	HSA2	HSA1	HSA0
PC	R	1	1	1	0	1	1	1	1	0	0	0	0	0	0	0	0

HSA[7:0]/HEA[7:0]: Specify the start/end positions of the window address in the horizontal direction by an address unit. Data are written to the GDDRAM within the area determined by the addresses specified by HEA[7:0] and HSA[7:0]. These addresses must be set before the RAM write. In setting these bits, make sure that "00" $h \le HSA[7:0] \le HEA[7:0] \le "EF"h$.

SSD1289 Series | Rev 0.32 | P 39/60 | Dec 2005 | **Solomon Systech**

Vertical RAM address position (R45h-R46h)

Reg#	R/W	DC	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
D45h	W	1	0	0	0	0	0	0	0	VSA8	VSA7	VSA6	VSA5	VSA4	VSA3	VSA2	VSA1	VSA0
R45h	PO	OR .	-	-	-	-	-	-	-	0	0	0	0	0	0	0	0	0
R46h	W	1	0	0	0	0	0	0	0	VEA8	VEA7	VEA6	VEA5	VEA4	VEA3	VEA2	VEA1	VEA0
K4011	PC	OR .		-	-	-	-	-	-	1	0	0	1	1	1	1	1	1

VSA[8:0]/VEA[8:0]: Specify the start/end positions of the window address in the vertical direction by an address unit. Data are written to the GRAM within the area determined by the addresses specified by VEA[8:0] and VSA[8:0]. These addresses must be set before the RAM write. In setting these bits, make sure that "00"h \leq VSA[8:0] \leq VEA[8:0] \leq "13F"h.

1st Screen driving position (R48h-R49h)

Reg#	R/W	DC	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
R48h	W	1	0	0	0	0	0	0	0	SS18	SS17	SS16	SS15	SS14	SS13	SS12	SS11	SS10
K40II	PO	OR .	-	-		-	-	-	-	0	0	0	0	0	0	0	0	0
R49h	W	1	0	0	0	0	0	0	0	SE18	SE17	SE16	SE15	SE14	SE13	SE12	SE11	SE10
1.4911	PO)R	-	-	-	-	-	-	-	1	0	0	1	1	1	1	1	1

SS1[8:0]: Specify the driving start position for the first screen in a line unit. The LCD driving starts from the set gate driver, i.e. the first driving Gate is G0 if SS1[8:0] = 00H

SE1[8:0]: Specify the driving end position for the first screen in a line unit. The LCD driving is performed to the set gate driver. For instance, when SS1[8:0] = "07"H and SE1[8:0] = "10"H are set, the LCD driving is performed from G7 to G16, and non-selection driving is performed for G1 to G6, G17, and others. Ensure that $SS1[8:0] \le SE1[8:0] \le 13FH$.

2nd Screen driving position (R4Ah-R4Bh)

Reg#	R/W	DC	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
R4Ah	W	1	0	0	0	0	0	0	0	SS28	SS27	SS26	SS25	SS24	SS23	SS22	SS21	SS20
	POR		-	-	-	-	-	•	-	0	0	0	0	0	0	0	0	0
R4Bh	W	1	0	0	0	0	0	0	0	SE28	SE27	SE26	SE25	SE24	SE23	SE22	SE21	SE20
	P	OR	-	-	-	-	•	-	•	1	0	0	1	1	1	1	1	1

SS2[8:0]: Specify the driving start position for the second screen in a line unit. The LCD driving starts from the set gate driver. The second screen is driven when SPT = "1".

SE2[8:0]: Specify the driving end position for the second screen in a line unit. The LCD driving is performed to the set gate driver. For instance, when SPT = "1", SS2[8:0] = "20"H, and SE2[8:0] = "2F"H are set, the LCD driving is performed from G32 to G47. Ensure that $SS1[8:0] \le SE1[8:0] \le SE2[8:0] \le SE2[8:0] \le 13$ FH.

RAM address set (R4Eh-R4Fh)

Reg#	R/W	DC	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
R4Eh	W	1	0	0	0	0	0	0	0	0	XAD7	XAD6	XAD5	XAD4	XAD3	XAD2	XAD1	XAD0
	Р	OR	-	-	-	-	-	-	-	-	0	0	0	0	0	0	0	0
R4Fh	W	1	0	0	0	0	0	0	0	YAD8	YAD7	YAD6	YAD5	YAD4	YAD 3	YAD 2	YAD 1	YAD 0
	Р	OR	-	-	-	-	-	-	-	0	0	0	0	0	0	0	0	0


XAD[7:0]: Make initial settings for the GDDRAM X address in the address counter (AC). **YAD[8:0]:** Make initial settings for the GDDRAM Y address in the address counter (AC).

After GDDRAM data are written, the address counter is automatically updated according to the settings with AM, I/D bits and setting for a new GDDRAM address is not required in the address counter. Therefore, data are written consecutively without setting an address. The address counter is not automatically updated when data are read out from the GDDRAM. GDDRAM address setting cannot be made during the standby mode. The address setting should be made within the area designated with window addresses.

Solomon Systech Dec 2005 | P 40/60 | Rev 0.32 | SSD1289 Series

11 Gamma Adjustment Function


The SSD1289 incorporates gamma adjustment function for the 262,144-color display. Gamma adjustment is implemented by deciding the 8-grayscale levels with angle adjustment and micro adjustment register. Also, angle adjustment and micro adjustment is fixed for each of the internal positive and negative polarity. Set up by the liquid crystal panel's specification.




SSD1289 Series | Rev 0.32 | P 41/60 | Dec 2005 | **Solomon Systech**

11.1 Structure of Grayscale Amplifier

Below figure indicates the structure of the grayscale amplifier. It determines 8 levels (VIN0-VIN7) by the gradient adjuster and the micro adjustment register. Also, dividing these levels with ladder resistors generates V0 to V63.




Solomon Systech Dec 2005 | P 42/60 | Rev 0.32 | SSD1289 Series





SSD1289 Series | Rev 0.32 | P 43/60 | Dec 2005 | **Solomon Systech**

11.2 Gamma Adjustment Register

This block is the register to set up the grayscale voltage adjusting to the gamma specification of the LCD panel. This register can independent set up to positive/negative polarities and there are three types of register groups to adjust gradient, amplitude, and micro-adjustment on number of the grayscale, characteristics of the grayscale voltage. (Using the same setting for Reference-value and R.G.B.) Following graphics indicates the operation of each adjusting register.







11.2.1 Gradient adjusting register

The gradient-adjusting resistor is to adjust around middle gradient, specification of the grayscale number and the grayscale voltage without changing the dynamic range. To accomplish the adjustment, it controls the variable resistors in the middle of the ladder resistor by registers (PRP(N)0 / PRP(N)1) for the grayscale voltage generator. Also, there is an independent resistor on the positive/negative polarities in order for corresponding to asymmetry drive.

11.2.2 Amplitude adjusting register

The amplitude-adjusting resistor is to adjust amplitude of the grayscale voltage. To accomplish the adjustment, it controls the variable resistors in the boundary of the ladder resistor by registers (VRP(N)0 / VRP(N)1) for the grayscale voltage generator. Also, there is an independent resistor on the positive/negative polarities as well as the gradient-adjusting resistor.

11.2.3 Micro adjusting register

The micro-adjusting register is to make subtle adjustment of the grayscale voltage level. To accomplish the adjustment, it controls each reference voltage level by the 8 to 1 selector towards the 8-level reference voltage generated from the ladder resistor. Also, there is an independent resistor on the positive/negative polarities as well as other adjusting resistors.

Solomon Systech Dec 2005 | P 44/60 | Rev 0.32 | SSD1289 Series

11.3 Ladder Resistor / 8 to 1 selector

This block outputs the reference voltage of the grayscale voltage. There are two ladder resistors including the variable resistor and the 8 to 1 selector selecting voltage generated by the ladder resistor. The gamma registers control the variable resistors and 8 to 1 selector resistors.

Variable Resistor

There are 3 types of the variable resistors that are for the gradient and amplitude adjustment. The resistance is set by the resistor (PRP(N)0 / PRP(N)1) and (VRP(N)0 / VRP(N)1) as below.

PRP(N)[0:1]	Resistance
000	0R
001	4R
010	8R
011	12R
100	16R
101	20R
110	24R
111	28R

Resistance								
0R								
2R								
4R								
: Step = 2R :								
28R								
30R								

Resistance								
0R								
1R								
2R								
: Step = 1R :								
30R								
31R								

8 to 1 selecter

In the 8 to 1 selector, a reference voltage VIN can be selected from the levels which are generated by the ladder resistors. There are six types of reference voltage (VIN1 to VIN6) and totally 48 divided voltages can be selected in one ladder resistor. Following figure explains the relationship between the micro-adjusting register and the selecting voltage.

	Postive polarity						Negative polarity						
Registor	Registor Selected voltage				Registor	Registor Selected voltage							
PKP[2:0]	VINP1	VINP2	VINP3	VINP4	VINP5	VINP6	PKN[2:0]	VINN1	VINN2	VINN3	VINN4	VINN5	VINN6
000	KVP1	KVP9	KVP17	KVP25	KVP33	KVP41	000	KVN1	KVN9	KVN17	KVN25	KVN33	KVN41
001	KVP2	KVP10	KVP18	KVP26	KVP34	KVP42	001	KVN2	KVN10	KVN18	KVN26	KVN34	KVN42
010	KVP3	KVP11	KVP19	KVP27	KVP35	KVP43	010	KVN3	KVN11	KVN19	KVN27	KVN35	KVN43
011	KVP4	KVP12	KVP20	KVP28	KVP36	KVP44	011	KVN4	KVN12	KVN20	KVN28	KVN36	KVN44
100	KVP5	KVP13	KVP21	KVP29	KVP37	KVP45	100	KVN5	KVN13	KVN21	KVN29	KVN37	KVN45
101	KVP6	KVP14	KVP22	KVP30	KVP38	KVP46	101	KVN6	KVN14	KVN22	KVN30	KVN38	KVN46
110	KVP7	KVP15	KVP23	KVP31	KVP39	KVP47	110	KVN7	KVN15	KVN23	KVN31	KVN39	KVN47
111	KVP8	KVP16	KVP24	KVP32	KVP40	KVP48	111	KVN8	KVN16	KVN24	KVN32	KVN40	KVN48

Grayscale voltage	Formula	Grayscale voltage	Formula	Grayscale voltage	Formula
V0	VINP(N)0	V22	V43+(V20-V43)*(21/23)	V44	V55+(V43-V55)*(22/24)
V1	VINP(N)1	V23	V43+(V20-V43)*(20/23)	V45	V55+(V43-V55)*(20/24)
V2	V8+(V1-V8)*(30/48)	V24	V43+(V20-V43)*(19/23)	V46	V55+(V43-V55)*(18/24)
V3	V8+(V1-V8)*(23/48)	V25	V43+(V20-V43)*(18/23)	V47	V55+(V43-V55)*(16/24)
V4	V8+(V1-V8)*(16/48)	V26	V43+(V20-V43)*(17/23)	V48	V55+(V43-V55)*(14/24)
V5	V8+(V1-V8)*(12/48)	V27	V43+(V20-V43)*(16/23)	V49	V55+(V43-V55)*(12/24)
V6	V8+(V1-V8)*(8/48)	V28	V43+(V20-V43)*(15/23)	V50	V55+(V43-V55)*(10/24)
V7	V8+(V1-V8)*(4/48)	V29	V43+(V20-V43)*(14/23)	V51	V55+(V43-V55)*(8/24)
V8	VINP(N)2	V30	V43+(V20-V43)*(13/23)	V52	V55+(V43-V55)*(6/24)
V9	V20+(V8-V20)*(22/24)	V31	V43+(V20-V43)*(12/23)	V53	V55+(V43-V55)*(4/24)
V10	V20+(V8-V20)*(20/24)	V32	V43+(V20-V43)*(11/23)	V54	V55+(V43-V55)*(2/24)
V11	V20+(V8-V20)*(18/24)	V33	V43+(V20-V43)*(10/23)	V55	VINP(N)5
V12	V20+(V8-V20)*(16/24)	V34	V43+(V20-V43)*(9/23)	V56	V62+(V55-V62)*(44/48)
V13	V20+(V8-V20)*(14/24)	V35	V43+(V20-V43)*(8/23)	V57	V62+(V55-V62)*(40/48)
V14	V20+(V8-V20)*(12/24)	V36	V43+(V20-V43)*(7/23)	V58	V62+(V55-V62)*(36/48)
V15	V20+(V8-V20)*(10/24)	V37	V43+(V20-V43)*(6/23)	V59	V62+(V55-V62)*(32/48)
V16	V20+(V8-V20)*(8/24)	V38	V43+(V20-V43)*(5/23)	V60	V62+(V55-V62)*(25/48)
V17	V20+(V8-V20)*(6/24)	V39	V43+(V20-V43)*(4/23)	V61	V62+(V55-V62)*(18/48)
V18	V20+(V8-V20)*(4/24)	V40	V43+(V20-V43)*(3/23)	V62	VINP(N)6
V19	V20+(V8-V20)*(2/24)	V41	V43+(V20-V43)*(2/23)	V63	VINP(N)7
V20	VINP(N)3	V42	V43+(V20-V43)*(1/23)		
V21	V43+(V20-V43)*(22/23)	V43	VINP(N)4		

SSD1289 Series | Rev 0.32 | P 45/60 | Dec 2005 | **Solomon Systech**

Reference voltage of positive polarity:

Reference	Formula	Micr0-adjusting rgister	Reference voltage
KVP0	VLCD63 - ΔV x VRP0 / SUMRP		VINP0
KVP1	VLCD63 - ΔV x (VRP0 + 5R) / SUMRP	PKP0[2:0] = "000"	
KVP2	VLCD63 - ΔV x (VRP0 + 9R) / SUMRP	PKP0[2:0] = "001"	
KVP3	VLCD63 - ΔV x (VRP0 + 13R) / SUMRP	PKP0[2:0] = "010"	
KVP4	VLCD63 - ΔV x (VRP0 + 17R) / SUMRP	PKP0[2:0] = "011"	
KVP5	VLCD63 - ΔV x (VRP0 + 21R) / SUMRP	PKP0[2:0] = "100"	VINP1
KVP6	VLCD63 - ΔV x (VRP0 + 25R) / SUMRP	PKP0[2:0] = "101"	
KVP7	VLCD63 - ΔV x (VRP0 + 29R) / SUMRP	PKP0[2:0] = "110"	
KVP8	VLCD63 - ΔV x (VRP0 + 33R) / SUMRP	PKP0[2:0] = "111"	
KVP9	VLCD63 - ΔV x (VRP0 + 33R + VRHP) / SUMRP	PKP1[2:0] = "000"	
KVP10	VLCD63 - ΔV x (VRP0 + 34R + VRHP) / SUMRP	PKP1[2:0] = "001"	
KVP11	VLCD63 - ΔV x (VRP0 + 35R + VRHP) / SUMRP	PKP1[2:0] = "010"	
KVP12	VLCD63 - ΔV x (VRP0 + 36R + VRHP) / SUMRP	PKP1[2:0] = "011"	
KVP13	VLCD63 - ΔV x (VRP0 + 37R + VRHP) / SUMRP	PKP1[2:0] = "100"	VINP2
KVP14	VLCD63 - ΔV x (VRP0 + 38R + VRHP) / SUMRP	PKP1[2:0] = "101"	
KVP15	VLCD63 - ΔV x (VRP0 + 39R + VRHP) / SUMRP	PKP1[2:0] = "110"	
KVP16	VLCD63 - ΔV x (VRP0 + 40R + VRHP) / SUMRP	PKP1[2:0] = "111"	
KVP17	VLCD63 - ΔV x (VRP0 + 45R + VRHP) / SUMRP	PKP2[2:0] = "000"	
KVP18	VLCD63 - ΔV x (VRP0 + 46R + VRHP) / SUMRP	PKP2[2:0] = "001"	
KVP19	VLCD63 - ΔV x (VRP0 + 47R + VRHP) / SUMRP	PKP2[2:0] = "010"	
KVP20	VLCD63 - ΔV x (VRP0 + 48R + VRHP) / SUMRP	PKP2[2:0] = "011"	
KVP21	VLCD63 - ΔV x (VRP0 + 49R + VRHP) / SUMRP	PKP2[2:0] = "100"	VINP3
KVP22	VLCD63 - ΔV x (VRP0 + 50R + VRHP) / SUMRP	PKP2[2:0] = "101"	
KVP23	VLCD63 - ΔV x (VRP0 + 51R + VRHP) / SUMRP	PKP2[2:0] = "110"	
KVP24	VLCD63 - ΔV x (VRP0 + 52R + VRHP) / SUMRP	PKP2[2:0] = "111"	
KVP25	VLCD63 - ΔV x (VRP0 + 68R + VRHP) / SUMRP	PKP3[2:0] = "000"	
KVP26	VLCD63 - ΔV x (VRP0 + 69R + VRHP) / SUMRP	PKP3[2:0] = "001"	
KVP27	VLCD63 - ΔV x (VRP0 + 70R + VRHP) / SUMRP	PKP3[2:0] = "010"	
KVP28	VLCD63 - ΔV x (VRP0 + 71R + VRHP) / SUMRP	PKP3[2:0] = "011"	
KVP29	VLCD63 - ΔV x (VRP0 + 72R + VRHP) / SUMRP	PKP3[2:0] = "100"	VINP4
KVP30	VLCD63 - ΔV x (VRP0 + 73R + VRHP) / SUMRP	PKP3[2:0] = "101"	
KVP31	VLCD63 - ΔV x (VRP0 + 74R + VRHP) / SUMRP	PKP3[2:0] = "110"	
KVP32	VLCD63 - ΔV x (VRP0 + 75R + VRHP) / SUMRP	PKP3[2:0] = "111"	
KVP33	VLCD63 - ΔV x (VRP0 + 80R + VRHP) / SUMRP	PKP4[2:0] = "000"	
KVP34	VLCD63 - ΔV x (VRP0 + 81R + VRHP) / SUMRP	PKP4[2:0] = "001"	
KVP35	VLCD63 - ΔV x (VRP0 + 82R + VRHP) / SUMRP	PKP4[2:0] = "010"	
KVP36	VLCD63 - ΔV x (VRP0 + 83R + VRHP) / SUMRP	PKP4[2:0] = "011"	
KVP37	VLCD63 - ΔV x (VRP0 + 84R + VRHP) / SUMRP	PKP4[2:0] = "100"	VINP5
KVP38	VLCD63 - ΔV x (VRP0 + 85R + VRHP) / SUMRP	PKP4[2:0] = "101"	
KVP39	VLCD63 - ΔV x (VRP0 + 86R + VRHP) / SUMRP	PKP4[2:0] = "110"	
KVP40	VLCD63 - ΔV x (VRP0 + 87R + VRHP) / SUMRP	PKP4[2:0] = "111"	
KVP41	VLCD63 - AV x (VRP0 + 87R + VRHP + VRLP) / SUMRP	PKP5[2:0] = "000"	
KVP42	VLCD63 - ΔV x (VRP0 + 91R + VRHP + VRLP) / SUMRP	PKP5[2:0] = "001"	
KVP43	VLCD63 - Δ V x (VRP0 + 95R + VRHP + VRLP) / SUMRP	PKP5[2:0] = "010"	
KVP44	VLCD63 - ΔV x (VRP0 + 99R + VRHP + VRLP) / SUMRP	PKP5[2:0] = "011"	
KVP45	VLCD63 - ΔV x (VRP0 + 99K + VRHP + VRLP) / SUMRP	PKP5[2:0] = "100"	VINP6
KVP45 KVP46	VLCD63 - ΔV x (VRP0 + 103R + VRHP + VRLP) / SUMRP	PKP5[2:0] = "101"	
	·	PKP5[2:0] = 101 PKP5[2:0] = "110"	
KVP47 KVP48	VLCD63-ΔV x (VRP0 + 111R + VRHP + VRLP) / SUMRP VLCD63 - ΔV x (VRP0 + 115R + VRHP + VRLP) / SUMRP	PKP5[2:0] = 110 PKP5[2:0] = "111"	
	,	FRES[Z.U] - III	VINP7
KVP49	VLCD63 - Δ V x (VRP0 + 120R + VRHP + VRLP) / SUMRP		VINP/

SUMRP: Total of the positive polarity ladder resistance = 128R + VRHP + VRLP + VRP0 + VRP1 ΔV : Voltage difference between VLCD63 and of GND.

Dec 2005 P 46/60 Rev 0.32 SSD1289 Series **Solomon Systech**

Reference voltage of negative polarity:

Reference	voltage of negative polarity: Formula	Micr0-adjusting rgister	Reference voltage
KVN0	VLCD63 - ΔV x VRN0 / SUMRN		VINN0
KVN1	VLCD63 - ΔV x (VRN0 + 5R) / SUMRN	PKN0[2:0] = "000"	VIININO
KVN2	VLCD63 - ΔV x (VRN0 + 9R) / SUMRN	PKN0[2:0] = "001"	
KVN3	VLCD63 - ΔV x (VRN0 + 13R) / SUMRN	PKN0[2:0] = "010"	
KVN4	VLCD63 - ΔV x (VRN0 + 17R) / SUMRN	PKN0[2:0] = "011"	
KVN5	VLCD63 - ΔV x (VRN0 + 1714) / SUMRN	PKN0[2:0] = "100"	VINN1
KVN6	VLCD63 - ΔV x (VRN0 + 21K) / SUMRN	PKN0[2:0] = "101"	
KVN7	VLCD63 - ΔV x (VRN0 + 29R) / SUMRN	PKN0[2:0] = "110"	
KVN8	VLCD63 - ΔV x (VRN0 + 29R) / SUMRN	PKN0[2:0] = "111"	
KVN9	VLCD63 - ΔV x (VRN0 + 33R) / 30MRN	PKN1[2:0] = "000"	
KVN10	VLCD63 - ΔV x (VRN0 + 33R + VRHN) / SUMRN	PKN1[2:0] = "001"	
KVN11	VLCD63 - ΔV x (VRN0 + 34R + VRHN) / SUMRN	PKN1[2:0] = "010"	
KVN12		PKN1[2:0] = "011"	
	VLCD63 - ΔV x (VRN0 + 36R + VRHN) / SUMRN		VINN2
KVN13 KVN14	VLCD63 - ΔV x (VRN0 + 37R + VRHN) / SUMRN	PKN1[2:0] = "100" PKN1[2:0] = "101"	
	VLCD63 - ΔV x (VRN0 + 38R + VRHN) / SUMRN		
KVN15	VLCD63 - ΔV x (VRN0 + 39R + VRHN) / SUMRN	PKN1[2:0] = "110" PKN1[2:0] = "111"	
KVN16	VLCD63 - ΔV x (VRN0 + 40R + VRHN) / SUMRN		
KVN17	VLCD63 - ΔV x (VRN0 + 45R + VRHN) / SUMRN	PKN2[2:0] = "000"	
KVN18	VLCD63 - ΔV x (VRN0 + 46R + VRHN) / SUMRN	PKN2[2:0] = "001"	
KVN19	VLCD63 - ΔV x (VRN0 + 47R + VRHN) / SUMRN	PKN2[2:0] = "010"	
KVN20	VLCD63 - ΔV x (VRN0 + 48R + VRHN) / SUMRN	PKN2[2:0] = "011"	VINN3
KVN21	VLCD63 - ΔV x (VRN0 + 49R + VRHN) / SUMRN	PKN2[2:0] = "100"	
KVN22	VLCD63 - ΔV x (VRN0 + 50R + VRHN) / SUMRN	PKN2[2:0] = "101"	
KVN23	VLCD63 - ΔV x (VRN0 + 51R + VRHN) / SUMRN	PKN2[2:0] = "110"	
KVN24	VLCD63 - ΔV x (VRN0 + 52R + VRHN) / SUMRN	PKN2[2:0] = "111"	
KVN25	VLCD63 - ΔV x (VRN0 + 68R + VRHN) / SUMRN	PKN3[2:0] = "000"	
KVN26	VLCD63 - ΔV x (VRN0 + 69R + VRHN) / SUMRN	PKN3[2:0] = "001"	
KVN27	VLCD63 - ΔV x (VRN0 + 70R + VRHN) / SUMRN	PKN3[2:0] = "010"	
KVN28	VLCD63 - ΔV x (VRN0 + 71R + VRHN) / SUMRN	PKN3[2:0] = "011"	VINN4
KVN29	VLCD63 - ΔV x (VRN0 + 72R + VRHN) / SUMRN	PKN3[2:0] = "100"	
KVN30	VLCD63 - ΔV x (VRN0 + 73R + VRHN) / SUMRN	PKN3[2:0] = "101"	
KVN31	VLCD63 - ΔV x (VRN0 + 74R + VRHN) / SUMRN	PKN3[2:0] = "110"	
KVN32	VLCD63 - ΔV x (VRN0 + 75R + VRHN) / SUMRN	PKN3[2:0] = "111"	
KVN33	VLCD63 - ΔV x (VRN0 + 80R + VRHN) / SUMRN	PKN4[2:0] = "000"	
KVN34	VLCD63 - ΔV x (VRN0 + 81R + VRHN) / SUMRN	PKN4[2:0] = "001"	
KVN35	VLCD63 - ∆V x (VRN0 + 82R + VRHN) / SUMRN	PKN4[2:0] = "010"	
KVN36	VLCD63 - ΔV x (VRN0 + 83R + VRHN) / SUMRN	PKN4[2:0] = "011"	VINN5
KVN37	VLCD63 - ΔV x (VRN0 + 84R + VRHN) / SUMRN	PKN4[2:0] = "100"	
KVN38	VLCD63 - ΔV x (VRN0 + 85R + VRHN) / SUMRN	PKN4[2:0] = "101"	
KVN39	VLCD63 - ΔV x (VRN0 + 86R + VRHN) / SUMRN	PKN4[2:0] = "110"	
KVN40	VLCD63 - ΔV x (VRN0 + 87R + VRHN) / SUMRN	PKN4[2:0] = "111"	
KVN41	VLCD63 - ΔV x (VRN0 + 87R + VRHN + VRLN) / SUMRN	PKN5[2:0] = "000"	
KVN42	VLCD63 - ΔV x (VRN0 + 91R + VRHN + VRLN) / SUMRN	PKN5[2:0] = "001"	
KVN43	VLCD63 - ΔV x (VRN0 + 95R + VRHN + VRLN) / SUMRN	PKN5[2:0] = "010"	
KVN44	VLCD63 - ΔV x (VRN0 + 99R + VRHN + VRLN) / SUMRN	PKN5[2:0] = "011"	VINN6
KVN45	VLCD63 - ΔV x (VRN0 + 103R + VRHN + VRLN) / SUMRN	PKN5[2:0] = "100"	
KVN46	VLCD63 - ΔV x (VRN0 + 107R + VRHN + VRLN) / SUMRN	PKN5[2:0] = "101"	
KVN47	VLCD63-∆V x (VRN0 + 111R + VRHN + VRLN) / SUMRN	PKN5[2:0] = "110"	
KVN48	VLCD63 - ΔV x (VRN0 + 115R + VRHN + VRLN) / SUMRN	PKN5[2:0] = "111"	
KVN49	VLCD63 - ΔV x (VRN0 + 120R + VRHN + VRLN) / SUMRN	<u></u>	VINN7

SUMRN: Total of the negative polarity ladder resistance = 128R + VRHN + VRLN + VRN0 + VRN1 ΔV : Voltage difference between VLCD63 and of GND.

 SSD1289 Series
 Rev 0.32
 P 47/60
 Dec 2005

 Solomon Systech

12 MAXIMUM RATINGS

Maximum Ratings (Voltage Referenced to V_{SS})

Symbol	Parameter	Value	Unit
VDD		-0.3 to +2.4	V
VDDIO	Supply Voltage	-0.3 to +4.0	V
VDDEXT		-0.3 to +4.0	V
VCI	Input Voltage	VSS - 0.3 to 5.0	V
I	Current Drain Per Pin Excluding V _{DD} and V _{SS}	25	mA
T _A	Operating Temperature	-20 to +70	°C
T _{stg}	Storage Temperature	-65 to +150	°C

Maximum ratings are those values beyond which damages to the device may occur. Functional operation should be restricted to the limits in the Electrical

Characteristics tables or Pin Description section.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions to be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that VCI and Vout be constrained to the range VSS < VDDIO \leq VCI < V_{OUT}. Reliability of operation is enhanced if unused input is connected to an appropriate logic voltage level (e.g., either VSS or VDDIO). Unused outputs must be left open. This device may be light sensitive. Caution should be taken to avoid exposure of this device to any light source during normal operation. This device is not radiation protected.

13 DC CHARACTERISTICS

DC Characteristics (Unless otherwise specified, Voltage Referenced to V_{SS}, V_{DDIO} = 1.65 to 3.6V, T_A = -20 to 70°C)

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
VDD	System power supply pins of the logic block	Recommend Operating Voltage Possible Operating Voltage	1.65	1.8	1.95	V
VDDIO	Power supply pin of IO pins	Recommend Operating Voltage Possible Operating Voltage	1.4	-	3.6	V
VDDEXT	Auxiliary power supply pin for VDD	Recommend Operating Voltage Possible Operating Voltage	1.65	-	3.6	V
VCI	Booster Reference Supply Voltage Range (3)	Recommend Operating Voltage Possible Operating Voltage	2.5 or VDDIO whichever is higher	-	3.6	V
VGH	Gate driver High Output Voltage Booster efficiency	No panel loading; 4x or 5x booster; ITO for CYP, CYN, VCIX2, VCI and VCHS = 10 Ohm	88	90	-	%
	Voltage Booster emelency	No panel loading; 6x booster; ITO for CYP, CYN, VCIX2, VCI and VCHS = 10 Ohm	82	84	-	%
VCIX2	VCIX2 primary booster efficiency	No panel loading, ITO for CYP, CYN, VCIX2, VCI and VCHS = 10 Ohm	83	85	-	%
VGL	Gate driver Low Output Voltage		-12.6	-	-3.56	V
VcomH	Vcom High Output Voltage		-	TBD	-	
VcomL	Vcom Low Output Voltage		-VCI1+0.5	TBD	-	V
VLCD63	Max. Source Voltage		-	-	5.5	V
ΔVLCD63	Source voltage variation		-2		2	%
V _{OH1}	Logic High Output Voltage	Iout=-100μA	0.9* VDDIO	-	VDDIO	V
V _{OL1}	Logic Low Output Voltage	Iout=100μA	0	-	0.1*VDDIO	V
V_{IH1}	Logic High Input voltage		0.8*VDDIO	-	VDDIO	V
V_{IL1}	Logic Low Input voltage		0	-	0.2*VDDIO	V
I _{OH}	Logic High Output Current Source	Vout = V _{DD} -0.4V	50	-	-	μΑ
l _{OL}	Logic Low Output Current Drain	Vout = 0.4V	-	-	-50	μΑ
l _{OZ}	Logic Output Tri-state Current Drain Source		-1	-	1	μΑ
I _{IL} /I _{IH}	Logic Input Current		-1	-	1	μΑ
C _{IN}	Logic Pins Input Capacitance		-	5	7.5	pF
f _{DOTCLK}	DOTCLK frequency	Display is ON	1		12	MHz

Solomon Systech Dec 2005 | P 48/60 | Rev 0.32 | SSD1289 Series

R _{SON}	Source drivers output resistance		-	1	TBD	kΩ
R _{GON}	Gate drivers output resistance		-	500	TBD	Ω
R _{CON}	Vcom output resistance		-	200	TBD	Ω
I _{dp} (262k)	VCI display current for 262k	Full color current consumption, without panel loading	-	2.4	-	mA
I _{dp} (8 color)	VCI display current for 8 color mode	Current consumption for 8 color partial display, without panel loading	-	480	-	μА
I _{slp}	VCI sleep mode current	Oscillator off, no source/gate output, Ram read write halt.	-	50	-	μΑ

 SSD1289 Series
 Rev 0.32
 P 49/60
 Dec 2005
 Solomon Systech

14 AC CHARACTERISTICS

Table 10 – Parallel 6800 Timing Characteristics (T_A = -20 to 70°C, V_{DDIO} = 1.65V to 3.6V, V_{DDEXT} = 1.65V – 1.95V, REGVDD='L')

Symbol	Parameter	Min	Тур	Max	Unit
t _{cycle}	Clock Cycle Time (write cycle)	100	-	-	ns
t _{cycle}	Clock Cycle Time (read cycle)	1000	-	-	ns
t _{AS}	Address Setup Time	0	-	-	ns
t _{AH}	Address Hold Time	0	-	-	ns
t _{DSW}	Data Setup Time	5	-	-	ns
t_{DHW}	Data Hold Time	5	-	-	ns
t _{ACC}	Data Access Time	250	-	-	ns
t _{OH}	Output Hold time	100	-	-	ns
PWCS _L	Pulse width /CS low (write cycle)	50	-	-	ns
PWCS _H	Pulse width /CS high (write cycle)	50	-	-	ns
PWCS _L	Pulse width /CS low (read cycle)	500	-	-	ns
PWCS _H	Pulse width /CS high (read cycle)	500	-	-	ns
t _R	Rise time	-	-	4	ns
t _F	Fall time	-	-	4	ns





Figure 2 -Parallel 6800-series Interface Timing Characteristics

Solomon Systech Dec 2005 | P 50/60 | Rev 0.32 | SSD1289 Series

Table 11 – Parallel 8080 Timing Characteristics (T_A = -20 to 70° C, V_{DDIO} = 1.65V to 3.6V, V_{DDEXT} = 1.65V to 1.95V, REGVDD = 'L')

Symbol	Parameter	Min	Тур	Max	Unit
t _{cycle}	Clock Cycle Time (write cycle)	100	-	-	ns
t _{cycle}	Clock Cycle Time (read cycle)	1000	-	-	ns
t _{AS}	Address Setup Time	0	-	-	ns
t _{AH}	Address Hold Time	0	-	-	ns
t _{DSW}	Data Setup Time	5	-	-	ns
t_{DHW}	Data Hold Time	5	-	-	ns
t _{ACC}	Data Access Time	250	-	-	ns
t _{OH}	Output Hold time	100	-	-	ns
PWCS _L	Pulse Width /CS low (write cycle)	50	-	-	ns
PWCS _H	Pulse Width /CS high (write cycle)	500	-	-	ns
PWCS _L	Pulse Width /CS low (read cycle)	50	-	-	ns
PWCS _H	Pulse Width /CS high (read cycle)	500	-	-	ns
t _R	Rise time	-	-	4	ns
t_{F}	Fall time	-	-	4	ns



Read Cycle




Figure 3 -Parallel 8080-series Interface Timing Characteristics

 SSD1289 Series
 Rev 0.32
 P 51/60
 Dec 2005

 Solomon Systech

Table 12 - Serial Timing Characteristics (T_A = -20 to 70°C, V_{DDIO} = 1.65V to 3.6V, V_{DDEXT} = 1.65V to 1.95V, REGVDD = 'L')

Symbol	Parameter	Min	Тур	Max	Unit
t _{cycle}	Clock Cycle Time	-	-	-	ns
f _{CLK}	Serial Clock Cycle Time SPI Clock tolerance = +/- 2 ppm	-	-	13	MHz
t _{AS}	Register select Setup Time	2	-	-	ns
t _{AH}	Register select Hold Time	0	-	-	ns
t _{CSS}	Chip Select Setup Time	2	-	-	ns
t _{CSH}	Chip Select Hold Time	0	-	-	ns
t _{DSW}	Write Data Setup Time	2.5	-	-	ns
t _{OHW}	Write Data Hold Time	0	-	-	ns
t _{CLKL}	Clock Low Time	4	-	-	ns
t _{CLKH}	Clock High Time	-	-	-	ns
t _R	Rise time	-	-	4	ns
t _F	Fall time	-	-	4	ns




Figure 4 – 4 wire Serial Timing Characteristics

Solomon Systech Dec 2005 | P 52/60 | Rev 0.32 | SSD1289 Series

15 GDDRAM Address

	RL=1	S0	S1	S2	S3	S4	S5	S6	S7	S8		S714	S715	S716	S717	S718	S719	
	RL=0	S719	S718	S717	S716	S715	S714	S713	S712	S711		S5	S4	S3	S2	S1	S0	
	BGR=0	R	G	В	R	G	В	R	R G B			R G B		R G B			Vertical	
	BGR=1	В	G	R	В	G	R	В	G	R		В	G	R	В	G	R	address
TB=1	TB=0																	
G0	G319		0,0			0,1			0,2				0,238			0,239	0	
G1	G318		1,0			1,1			1,2				1,238			1,239		1
G2	G317		2,0			2,1			2,2			2,238				2,239	2	
G3	G316		3,0			3,1			3,2			3,238				3,239	3	
G4	G315		4,0			4,1		4,2				4,238				4,239	4	
•	•		•			•					٠.	•				•	•	
			•			•		•			١.	•				•	•	
G316	G3		316.0			316.1			316,2			316,238				316,23	316	
						,												
G317	G2		317,0		317,1				317,2				317,23			317,23		317
G318	G1		318,0		318,1				318,2			(318,23	8	,	318,23	318	
G319	G0		319,0		319,1			319,2				319,238			,	319,23	319	
Horizonta	Horizontal address 0				1			2				238			239			

Remark: The address is in yyxxH format, where yy is the vertical address and xx is the horizontal address

 SSD1289 Series
 Rev 0.32
 P 53/60
 Dec 2005

 Solomon Systech

16 Interface Mapping

1) Mapping for Writing an Instruction

			Hardware pins																
Interface	Cycle	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
18 bits		IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	Х	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0	Х
16 bits		IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8		IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0	
9 bits	1 st										IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	Х
3 DILS	2 nd										IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0	Х
8 bits	1 st										IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	
o bits	2 nd										IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0	

Remark: x Don't care bits
Not connected pins


2) Mapping for Writing Pixel Data(s)

			Hardware pins																	
Interface	Color mode	Cycle	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
18 bits	262k		R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	B3	B2	B1	B0
		1 st	R5	R4	R3	R2	R1	R0	Х	Х		G5	G4	G3	G2	G1	G0	Х	Х	
		2 nd	B5	B4	В3	B2	B1	B0	Х	Х		R5	R4	R3	R2	R1	R0	Х	Х	
		3 rd	G5	G4	G3	G2	G1	G0	Х	Х		B5	B4	В3	B2	B1	B0	Х	Х	
16 bits	262k	1 st	R5	R4	R3	R2	R1	R0	Х	Х		G5	G4	G3	G2	G1	G0	Х	Х	
10 bits		2 nd	Х	Х	Х	Х	Х	Х	Х	Х		B5	B4	В3	B2	B1	B0	Х	Х	
		1 st	R5	R4	R3	R2	R1	R0	Х	Х		G5	G4	G3	G2	G1	G0	Х	Х	
		2 nd	B5	В4	В3	B2	B1	B0	Х	Х		Х	Х	Х	Х	Х	Х	Х	Х	
	65k		R4	R3	R2	R1	R0	G5	G4	G3		G2	G1	G0	B4	B3	B2	B1	B0	
9 bits	262k	1 st										R5	R4	R3	R2	R1	R0	G5	G4	G3
<i>3</i> มเเธ	202K	2 nd										G2	G1	G0	B5	B4	В3	B2	B1	B0
		1 st										R5	R4	R3	R2	R1	R0	Х	Х	
	262k	2 nd										G5	G4	G3	G2	G1	G0	Х	Х	
8 bits		3 rd										B5	B4	В3	B2	B1	B0	Х	Х	
	65k	1 st										R4	R3	R2	R1	R0	G5	G4	G3	
		2 nd										G2	G1	G0	B4	B3	B2	B1	В0	

Remark : x Don't care bits
Not connected pins

Solomon Systech Dec 2005 | P 54/60 | Rev 0.32 | SSD1289 Series

17 SSD1289 OUTPUT VOLTAGE RELATIONSHIP



 SSD1289 Series
 Rev 0.32
 P 55/60
 Dec 2005

 Solomon Systech

18 APPLICATION CIRCUIT

Figure 3. Booster Capacitors






Figure 4. Filtering and Charge Sharing Capacitors



Solomon Systech Dec 2005 | P 56/60 | Rev 0.32 | SSD1289 Series

Figure 5. Power Supply Pins Connections




BOM of the external components


Component	Quantity	Location
Cap 0.22uF	6	C1 – C6
Cap 1uF	1	C14
Cap 2.2uF	13	C8 – C12, C15 – C21
Cap 3.3uF	1	C7
Cap 4.7uF	1	C13

SSD1289 Series | Rev 0.32 | P 57/60 | Dec 2005 | **Solomon Systech**

Figure 6. Panel Connection Example



Solomon Systech Dec 2005 | P 58/60 | Rev 0.32 | SSD1289 Series



SSD1289 Series | Rev 0.32 | P 59/60 | Dec 2005 | **Solomon Systech**



 Solomon Systech
 Dec 2005
 P 60/60
 Rev 0.32
 SSD1289 Series