

Specification Preliminary

> Version: V0.06 Document No: ILI9486L DS V006.pdf





#### Table of Contents

Se	ction			Page							
1.	Introd	uction		7							
2.	Features										
3.	Block	Diagrar	m	9							
4.	Pin D	escriptio	ons	10							
5.	Pad A	rranger	ment and Coordination	14							
6.	Block	Functio	on Description	24							
7.	Funct	nction Description									
	7.1.	MCU	interfaces	26							
		7.1.1.	MCU interface selection	26							
		7.1.2.	8080-Series Parallel Interface	27							
		7.1.2.1	I. Write Cycle Sequence	28							
		7.1.2.2	2. Read Cycle Sequence	29							
		7.1.3.	Serial Interface	30							
		7.1.3.1	I. Write Cycle Sequence	30							
		7.1.3.2	2. Read Cycle Sequence	32							
		7.1.4.	Data Transfer Break and Recovery	34							
		7.1.5.	Data Transfer Pause	36							
		7.1.5.1	I. Serial Interface Pause	37							
		7.1.5.2	2. Parallel Interface Pause	37							
		7.1.6.	Data Transfer Mode	38							
		7.1.6.1	I. Method 1	38							
		7.1.6.2	2. Method 2	38							
	7.2.	RGB	Interface	39							
		7.2.1.	RGB Interface Selection	39							
		7.2.2.	RGB Interface Timing	41							
	7.3.	CAB	C (Content Adaptive Brightness Control)	42							
	7.4.	Displ	ay Data RAM (DDRAM)	44							
	7.5.	Displ	ay Data Format	45							
		7.5.1.	3-line Serial Interface	45							
		7.5.2.	4-line Serial Interface	47							
		7.5.3.	8-bit Parallel MCU Interface	49							
		7.5.3.1	1.8-bit Data Bus for 16-bit/pixel (RGB 5-6-5 bits input), 65K-color	50							
		7.5.3.2	2. 8-bit Data Bus for 18-bit/pixel (RGB 6-6-6 bits input), 262K-color	51							
		7.5.4.	9-bit Parallel MCU Interface	52							
		7.5.5.	16-bit Parallel MCU Interface	53							
		7.5.5.1	I. 16-bit Data Bus for 16-bit/pixel (RGB 5-6-5 bits input), 65K-color	54							
		7.5.5.2	2. 16-bit Data Bus for 18-bit/pixel (RGB 6-6-6 bits input), 262K-color	55							



		7.5.6.	18-bit Parallel MCU Interface	56
		7.5.6.1.	. 18-bit Data Bus for 18-bit/pixel (RGB 6-6-6 bits input), 262K-color	57
		7.5.7.	16-bit Parallel RGB Interface	58
		7.5.8.	18-bit Parallel RGB Interface	58
	7.6.	Z-inve	ersion	59
		7.8.1 Z	-inversion concept	60
		7.8.2 Z	-inversion Odd/Even Gate data input method	61
		7.8.3 Z	-inversion data input method	62
		7.8.3.1	Z-inversion RED Data display	63
		7.8.3.2	Z-inversion GREEN Data display	64
		7.8.3.3	Z-inversion BLUE Data display	65
8.	Comm	nand		66
	8.1.	Comn	nand List	66
	8.2.	Comn	nand Description	71
		8.2.1.	NOP (00h)	71
		8.2.2.	Soft Reset (01h)	72
		8.2.3.	Read display identification information (04h)	73
		8.2.4.	Read Number of the Errors on DSI (05h)	74
		8.2.5.	Read Display Status (09h)	75
		8.2.6.	Read Display Power Mode (0Ah)	77
		8.2.7.	Read Display MADCTL (0Bh)	79
		8.2.8.	Read Display Pixel Format (0Ch)	81
		8.2.9.	Read Display Image Mode (0Dh)	82
		8.2.10.	Read Display Signal Mode (0Eh)	84
		8.2.11.	Read Display Self-Diagnostic Result (0Fh)	86
		8.2.12.	Sleep IN (10h)	88
		8.2.13.	Sleep OUT (11h)	89
		8.2.14.	Partial Mode ON (12h)	90
		8.2.15.	Normal Display Mode ON (13h)	91
		8.2.16.	Display Inversion OFF (20h)	92
		8.2.17.	Display Inversion ON (21h)	93
		8.2.18.	Display OFF (28h)	94
		8.2.19.	Display ON (29h)	95
		8.2.20.	Column Address Set (2Ah)	96
		8.2.21.	Page Address Set (2Bh)	98
		8.2.22.	Memory Write (2Ch)	100
		8.2.23.	Memory Read (2Eh)	102
		8.2.24.	Partial Area (30h)	104
		8.2.25.	Vertical Scrolling Definition (33h)	106



8.2.26.	Tearing Effect Line OFF (34h)	. 109
8.2.27.	Tearing Effect Line ON (35h)	. 110
8.2.28.	Memory Access Control (36h)	. 112
8.2.29.	Vertical Scrolling Start Address (37h)	. 114
8.2.30.	Idle Mode OFF (38h)	. 116
8.2.31.	Idle Mode ON (39h)	. 117
8.2.32.	Interface Pixel Format (3Ah)	. 119
8.2.33.	Memory Write Continue (3Ch)	. 120
8.2.34.	Memory Read Continue (3Eh)	. 122
8.2.35.	Write Tear Scan Line (44h)	. 124
8.2.36.	Read Scan Line (45h)	. 125
8.2.37.	Write Display Brightness Value (51h)	. 126
8.2.38.	Read Display Brightness Value (52h)	. 127
8.2.39.	Write CTRL Display Value (53h)	. 128
8.2.40.	Read CTRL Display Value (54h)	. 130
8.2.41.	Write Content Adaptive Brightness Control Value (55h)	. 131
8.2.42.	Read Content Adaptive Brightness Control Value (56h)	. 132
8.2.43.	Write CABC Minimum Brightness (5Eh)	. 133
8.2.44.	Read CABC Minimum Brightness (5Fh)	. 134
8.2.45.	Read First Checksum (AAh)	. 135
8.2.46.	Read Continue Checksum (AFh)	. 136
8.2.47.	Read ID1 (DAh)	. 137
8.2.48.	Read ID2 (DBh)	. 138
8.2.49.	Read ID3 (DCh)	. 139
8.2.50.	Interface Mode Control (B0h)	. 140
8.2.51.	Frame Rate Control (In Normal Mode/Full Colors) (B1h)	. 142
8.2.52.	Frame Rate Control (In Idle Mode/8 colors) (B2h)	. 144
8.2.53.	Frame Rate control (In Partial Mode/Full Colors) (B3h)	. 145
8.2.54.	Display Inversion Control (B4h)	. 146
8.2.55.	Blanking Porch Control (B5h)	. 147
8.2.56.	Display Function Control (B6h)	. 149
8.2.57.	Entry Mode Set (B7h)	. 153
8.2.58.	Power Control 1 (C0h)	. 156
8.2.59.	Power Control 2 (C1h)	. 158
8.2.60.	Power Control 3 (For Normal Mode) (C2h)	. 159
8.2.61.	Power Control 4 (For Idle Mode) (C3h)	. 160
8.2.62.	Power Control 5 (For Partial Mode) (C4h)	. 161
8.2.63.	VCOM Control (C5h)	. 162
8.2.64.	CABC Control 1 (C6h)	. 165



	8.2.65. CABC Control 2 (C8h)	166
	8.2.66. CABC Control 3 (C9h)	167
	8.2.67. CABC Control 4 (CAh)	169
	8.2.68. CABC Control 5 (CBh)	170
	8.2.69. CABC Control 6 (CCh)	172
	8.2.70. CABC Control 7 (CDh)	173
	8.2.71. CABC Control 8 (CEh)	174
	8.2.72. CABC Control 9 (CFh)	175
	8.2.73. NV Memory Write (D0h)	176
	8.2.74. NV Memory Protection Key (D1h)	177
	8.2.75. NV Memory Status Read (D2h)	178
	8.2.76. Read ID4 (D3h)	179
	8.2.77. PGAMCTRL(Positive Gamma Control) (E0h)	180
	8.2.78. NGAMCTRL (Negative Gamma Correction) (E1h)	181
	8.2.79. Digital Gamma Control 1 (E2h)	182
	8.2.80. Digital Gamma Control 2 (E3h)	182
	8.2.81. SPI Read Command Setting(FBh)	183
9.	Display Data RAM	184
	9.1. Configuration	184
	9.2. Memory to Display Address Mapping	185
	9.3. MCU to memory write/read direction	186
10.	. Tearing Effect Information	189
	10.1. Tearing Effect Line	190
	10.1.1. Tearing Effect Line Modes	190
	10.1.2. Tearing Effect Line Timing	191
11.	. Sleep Out – Command and Self-Diagnostic Functions	192
	11.1. Register loading Detection	192
	11.2. Functionality Detection	193
12.	Power ON/OFF Sequence	194
	12.1. Case 1 – RESX line is held High or Unstable by Host at Power ON	194
	12.2. Case 2 – RESX line is held Low by Host at Power ON	194
	12.3. Uncontrolled Power Off	196
13.	. Power Level Definition	197
	13.1. Power Levels	197
	13.2. Power Flow Chart	198
	13.3. LCM Voltage Generation	199
14.	. Reset	200
	14.1. Registers	200
	14.2. Output Pins, I/O Pins	201





14.3. Input Pins	201
14.4. Reset Timing	202
15. NV Memory Programming Flow	203
16. Gamma Correction	204
17. Electrical Characteristics	206
17.1. Absolute Maximum Ratings	206
17.2. DC Characteristics	207
17.2.1. DC characteristics for Power Lines	207
17.2.2. DC characteristics for DSI LP mode	208
17.2.3. Spike / Glitch Rejection	208
17.2.4. DC Characteristics for DSI HS mode	209
17.2.5. DC Characteristics for Panel Driving	211
17.3. AC Characteristics	212
17.3.1. Display Parallel 18/16/9/8-bit Interface Timing Characteristics (8080-series)	212
17.3.2. Display Serial Interface Timing Characteristics (3-line SPI system)	214
17.3.3. Display Serial Interface Timing Characteristics (4-line SPI system)	215
17.3.4. Parallel 18/16-bit RGB Interface Timing Characteristics	216
18. Application Circuit	217
19 Revision History	219





#### 1. Introduction

ILI9486L is a 262,144-color single-chip SoC driver for a-Si TFT liquid crystal display with resolution of 320RGBx480 dots, comprising a 960-channel source driver, a 480-channel gate driver, 345,600bytes GRAM for graphic data of 320RGBx480 dots, and power supply circuit.

The ILI9486L supports parallel CPU 8-/9-/16-/18-bit data bus interface and 3-/4-line serial peripheral interfaces (SPI). The ILI9486L is also compliant with RGB (16-/18-bit) data bus for video image display.

ILI9486L can operate with 1.65V I/O interface voltage and support wide analog power supply range. ILI9486L also supports a function to display in 8 colors and a sleep mode, allowing for precise power control by software and these features make the ILI9486L as an ideal LCD driver for medium or small size portable products such as digital cellular phones, smart phone, MP3 and PMP where long battery life is a major concern.

#### 2. Features

- Display resolution: [320xRGB](H) x 480(V)
- Output:
  - > 960 source outputs
  - > 480 gate outputs
  - Common electrode output
- a-TFT LCD driver with on-chip full display RAM: 345,600 bytes
- Interface
  - > 8-bits, 9-bits, 16-bts, 18-bits interface with 8080-series MCU
  - > 16-bits, 18-bits RGB interface with graphic controller
  - > 3-line / 4-line serial interface
- Display mode:
  - > Full color mode (Idle mode OFF): 262K-colors, 65K-colors.
  - > Reduce color mode (Idle mode ON): 8-color.
- Power saving mode:
  - Deep-standby mode
  - Sleep mode
- On chip functions:
  - > DC VCOM generator and adjustment
  - Timing generator
  - Oscillator
  - DC/DC converter
  - Dot/Column/Z inversion
  - Separate RGB Gamma correction
  - CABC(Content adaptive brightness control)
- MTP (4 times):
  - 8-bits for ID1
  - 8-bits for ID2
  - > 8-bits for ID3
  - 7-bits for VCOM adjustment
- Low -power consumption architecture
  - Low operating power supplies:
    - IOVCC = 1.65V ~ 3.6V (Digital)
    - VCI = 2.5V ~ 3.6V (Analog)






- LCD Voltage drive:
  - Source/VCOM power supply voltage
    - DDVDH GND = 4.5V ~ 6.0V
    - VCL GND = -2.0~-3.0V
    - VCI1 VCL  $\leq$  6.0V
  - > Gate driver output voltage
    - VGH GND = 10.0V ~ 20.0V
    - VGL GND = -5.0V ~ -15.0V
    - VGH VGL ≤≤ 32.0V
  - VCOM driver output voltage
    - VCOM = 0~-2.0V
- ◆ Operate temperature range: -40°C to 85°C
- ◆ a-Si TFT LCD storage capacitor : Cst on Common structure only

Page 8 of 219 Version: 0.06





#### 3. Block Diagram



Page 9 of 219 Version: 0.06





### 4. Pin Descriptions

			Bu	s Inte	rface	Pins				
Pin Name	I/O	Type					Descriptions			
			- Select the interface mode							
				IM2	IM1	IM0	Interface	Data Pin in Use		
				0	0	0	8080 18-bit bus interface	DB[17:0]		
				0	0	1	8080 9-bit bus interface	DB[8:0]		
		MOU		0	1	0	8080 16-bit bus interface	DB[15:0]		
IM[2:0]	ı	MPU IOVCC/DGND		0	1	1	8080 8-bit bus interface	DB[7:0]		
				1	0	0	Prohibited	-		
				1	0	1	3-line SPI	SDA		
				1	1	0	Prohibited	-		
				1	1	1	4-line SPI	SDA		
RESX	I	MPU/ Reset circuit	- Ir po	nitialize wer-or	reset	chip w after	vith a low input. Be sure supplying power.	to execute a		
CSX	I	MPU	- A chip select signal.  Low: the chip is selected and accessible  High: the chip is not selected and not accessible  Fix to IOVCC or DGND level when not in use.							
D/CX	I	MPU	- Parallel interface (D/CX): The signal for command or parameter select.  Low: Command.  High: Parameter.  Fix to IOVCC or DGND level when not in use.							
WRX/SCL	I	MPU IOVCC	<ul> <li>- 8080 system (WRX): Serves as a write signal and writes data at the rising edge.</li> <li>- 3/4-line serial interface (SCL): The pin used as serial clock pin.</li> <li>Fix to IOVCC or DGND level when not in use.</li> </ul>							
RDX	I	MPU	the	rising	edge		): Serves as a read sig  ND level when not in u			
DIN/SDA	I/O	MPU			ata inp		utput. <b>ND level when not in u</b>	se.		
DOUT	0	MCU			ata ou e pin		en when not in use.			
TE	0	MPU			effect e pin		ıt. en when not in use.			
CABC_PWM	0	VCI	- B	ack lig	ht cor	itrol pi				
CABC_ON	0	VCI	- B	ack lig	ht cor	itrol pi				
MIPI_CLOCK_P	I	MIPI			e pin					
MIPI_CLOCK_N	MIPI_CLOCK_N I MIPI		Leave the pin to open.							
MIPI_DATA_P	I/O	MIPI	Le	ave th	e pin	to op	en.			
MIPI_DATA_N	I/O	MIPI	Leave the pin to open.							

Page 10 of 219 Version: 0.06





			A 18-bit parallel bi-directional data bus for MCU system				
			Interface Mode Data Pin in Use				
			8-bit MCU System Interface Mode DB[7:0]				
			9-bit MCU System Interface Mode DB[8:0]				
DB[17:0]	1/0	MPU	16-bit MCU System Interface Mode DB[15:0]				
00[17.0]	"	WIFO	18-bit MCU System Interface Mode DB[17:0]				
			16-bit RGB Interface Mode DB[15:0]				
			18-bit RGB Interface Mode DB[17:0]				
			Fix to DGND level when not in use.				
VSYNC	1	MPU	Frame synchronizing signal for RGB interface operation.  Fix to DGND level when not in use.				
HSYNC	ı	MPU	- Line synchronizing signal for RGB interface operation.				
ENABLE	1	MPU	- Data enable signal for RGB interface operation.  Low: access enabled.  High: access inhibited.  Fix to DGND level when not in use.				
DOTCLK I MPU			- Dot clock signal for RGB interface operation.  Fix to IOVCC level when not in use.				

LCD Driving Signals							
Pin Name	I/O	Type	Descriptions				
S961~S1	0	LCD	- Source output voltage signals applied to liquid crystal.  Leave the pin to open when not in use.				
G480~G1	0	LCD	- Gate line output signals. VGH: the level selecting gate lines VGL: the level not selecting gate lines Leave the pin to open when not in use.				
VCOM	0	-	<ul><li>The power supply of common voltage in DC VCOM driving.</li><li>The voltage range is set between -2V to 0V.</li></ul>				
VREG10UT	0	-	<ul> <li>Internal generated stable power for source driver unit.</li> <li>The voltage level can be set by VRH1[4:0].</li> <li>VREG1OUT is a positive grayscale reference voltage of source driver.</li> <li>VREG1OUT =3.6~5.5V</li> </ul>				
VREG2OUT	0	-	<ul> <li>Internal generated stable power for source driver unit.</li> <li>The voltage level can be set by VRH2[4:0].</li> <li>VREG2OUT is a negative grayscale reference voltage of source driver.</li> <li>VREG2OUT =-3.6~-5.5V</li> </ul>				
VGS	I	-	Reference level for grayscale generating circuit.				

Charge-pump and Regulator Circuit								
Pin Name	I/O	Type	Descriptions					
VCI	Р	Power supply	<ul> <li>A supply voltage to the analog circuit. Connect to an external power supply of 2.5 ~ 3.6V.</li> </ul>					
DDVDH	0	Stabilizing capacitor	<ul> <li>Power supply for the source driver and VCOM driver.</li> <li>Connect to a stabilizing capacitor between DDVDH and GND.</li> </ul>					
DDVDL	0	Stabilizing capacitor	<ul><li>Power supply for the source driver and VCOM driver.</li><li>Connect to a stabilizing capacitor between DDVDL and GND.</li></ul>					
VGH	0	Stabilizing capacitor	<ul><li>Power supply for the gate driver.</li><li>Connect to a stabilizing capacitor between VGH and GND.</li></ul>					
VGL	0	Stabilizing	- Power supply for the gate driver					

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

Page 11 of 219

Version: 0.06

Version: 0.06





		capacitor	- Connect to a stabilizing capacitor between VGL and GND.
VCL	0	Stabilizing capacitor	<ul> <li>VCOML driver power supply.</li> <li>VCL = 0.5 ~ -VCI, place a stabilizing capacitor between VCL and GND.</li> </ul>
C11A, C11B C15A, C15B	0	Step-up capacitor	- Capacitor connection pins for the step-up circuit 1
C13A, C13B C21A, C21B C22A, C22B	0	Step-up capacitor	- Capacitor connection pins for the step-up circuit 2.

Power Pads						
Pin Name	I/O	Type	Descriptions			
IOVCC	Р	Power	- A supply voltage to the digital circuit. Connect to an external			
10 0 0 0		supply	power supply of 1.65 ~ 3.6V.			
VDD	0	Power	- Digital circuit power pad.			
<b>V</b> UU	U	rowei	Connect these pins with the 1uF capacitor.			
N VCORE	0	)	Power	- Digital circuit negative power pad.		
N_VCORE		rowei	Connect these pins with the 1uF capacitor.			
DGND	Р	Power	- DGND for the digital side: DGND = 0V. In case of COG, connect			
DGND		supply	to GND on the FPC to prevent noise.			
AGND	Р	Power	- AGND for the analog side: AGND = 0V. In case of COG, connect			
AGND		supply	to GND on the FPC to prevent noise.			
\/DO	Р	Power	- Power supply pin for the NV memory programming.			
VPG		supply	Please provide 7 volt to this pin for NV memory programming.			
MIPI LDO	Р	Stabilizing	Leave this pad as open.			
WIIF I_LDO	-	capacitor	Leave IIIIs pau as open.			

Test Pads						
Pin Name	I/O	Type	Descriptions			
DUMMY	-	-	Dummy pad.  Leave the pin to be open when not in use.			
	-		- Test pins			
TS[2:0]		IOGND	These pins are internal pulled low. Please leave these pins as open or connected to GND.			
TEOTIS 61	0		-TEST[5:0]: When set in test mode, the pin are test pins.			
TEST[5:0]		-	Leave these pins to be open when not in use.			
V1T V62T VWT	ı	-	- Test pins.  Leave these pins to be open when not in use.			

Version: 0.06





#### Liquid crystal power supply specifications Table


No.	Item		Description
1	TFT Source Driver		960 pins (320 x RGB)
2	TFT Gate Driver		480 pins
3	TFT Display's Capacitor Structure		Cst structure only (Cs on Common)
		S1 ~ S960	V0 ~ V63 grayscales
4	Liquid Crystal Drive Output	G1 ~ G480	VGH – VGL
		VCOM	0~-2.0V
_	Input Valtage	IOVCC	1.65 ~ 3.60V
5	Input Voltage	VCI	2.50 ~ 3.60V
		DDVDH	4.5V ~ 6.5V
		DDVDL	-6.5V ~ -4.5V
6	Liquid Crystal Drive Voltages	VGH	10.0V ~ 20.0V
0	Liquid Orystal Drive Voltages	VGL	-5.0V ~ -15.0V
		VCL	-1.9 ~ -3.0V
		VGH – VGL	Max. 32.0V
		DDVDH	VCI1 X2
		DDVDL	-(VCI1-VCL)
7	Internal Step-up Circuits	VGH	VCI1 x4, x5, x6
		VGL	VCI1 x-3, x-4, x-5
		VCL	VCI1 x-1

Page 13 of 219 Version: 0.06





### 5. Pad Arrangement and Coordination



The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

Page 14 of 219 Version: 0.06



NI-	Nama	v	v		Nome	v	v	N-	Nama	v	v		Mana	v	v		Mana	v	٧.
No.	Name	X	Y	No.	Name	X	Υ	No.	Name	X	Υ	No.	Name	X	Υ	No.	Name	X	Υ
1	VPG	-11165	-279	51	DB9	-7665	-279		AGND	-4165	-279	151	DDVDL	-665	-279		C13B	2835	-279
2	VPG	-11095	-279	52	DB8	-7595	-279		AGND	-4095	-279		DDVDL	-595	-279		C13B	2905	-279
3	DGND	-11025	-279	53	DB7	-7525	-279	103	AGND	-4025	-279	153	DDVDL	-525	-279	203	C13B	2975	-279
4	DGND	-10955	-279	54	DB6	-7455	-279	104	AGND	-3955	-279	154	DDVDH	-455	-279	204	C13B	3045	-279
5	VWT	-10885	-279	55	DB5	-7385	-279	105	AGND	-3885	-279	155	DDVDH	-385	-279	205	C13A	3115	-279
6	DUMMY	-10815	-279	56	DB4	-7315	-279	106	AGND	-3815	-279	156	DDVDH	-315	-279	206	C13A	3185	-279
7	DUMMY	-10745	-279	57	DB3	-7245	-279	107	VCOM	-3745	-279	157	DDVDH	-245	-279	207	C13A	3255	-279
8	DUMMY	-10675	-279	58	DB2	-7175	-279	108	VCOM	-3675	-279	158	DDVDH	-175	-279	208	C13A	3325	-279
9	DUMMY	-10605	-279	59	DB1	-7105	-279	109	VCOM	-3605	-279	159	DDVDH	-105	-279	209	C13A	3395	-279
10	DUMMY	-10535	-279	60	DB0	-7035	-279	110	VCOM	-3535	-279	160	DDVDH	-35	-279	210	C13A	3465	-279
11	DUMMY	-10465	-279	61	DOUT	-6965	-279	111	VCOM	-3465	-279	161	DDVDH	35	-279	211	C13A	3535	-279
12	DUMMY	-10395	-279	62	DIN/SDA	-6895	-279	112	VCOM	-3395	-279	162	DDVDH	105	-279	212	C13A	3605	-279
13	MIPI LDO	-10325	-279	63	RDX	-6825	-279	113	VCOM	-3325	-279	163	VCL	175	-279	213	C13A	3675	-279
14	MIPI_LDO	-10255	-279	64	WRX/SCL	-6755	-279	114	VCOM	-3255	-279	164	VCL	245	-279	214	C13A	3745	-279
15	DUMMY	-10185	-279	65	D/CX	-6685	-279	115	VCOM	-3185	-279	165	VCL	315	-279	215	C13A	3815	-279
16	MIPI_DATA_N	-10115	-279	66	CSX	-6615	-279	116	VCOM	-3115	-279	166	VCL	385	-279	216	C15B	3885	-279
17	MIPI_DATA_N	-10045	-279	67	TE	-6545	-279	117	VCOM	-3045	-279	167	VCL	455	-279	217	C15B	3955	-279
18	MIPI_DATA_P	-9975	-279	68	IOVCC	-6475	-279	118	VCOM	-2975	-279	168	VCL	525	-279	218	C15B	4025	-279
19	MIPI_DATA_P	-9905	-279	69	IOVCC	-6405	-279	119	VCOM	-2905	-279	169	VCL	595	-279	219	C15B	4095	-279
20	MIPI_CLOCK_N	-9835	-279	70	IOVCC	-6335	-279	120	VCOM	-2835	-279	170	VCL	665	-279	220	C15B	4165	-279
21	MIPI_CLOCK_N	-9765	-279	71	IOVCC	-6265	-279	121	VCOM	-2765	-279	171	VCL	735	-279	221	C15B	4235	-279
22	MIPI_CLOCK_P	-9695	-279	72	IOVCC	-6195	-279	122	VCOM	-2695	-279	172	VCL	805	-279	222	C15B	4305	-279
23	MIPI_CLOCK_P	-9625	-279	73	IOVCC	-6125	-279	123	VREG10UT	-2625	-279	173	VCL	875	-279	223	C15B	4375	-279
24	TS0	-9555	-279	74	IOVCC	-6055	-279	124	VREG10UT	-2555	-279	174	VCI	945	-279	224	C15B	4445	-279
25	TS1	-9485	-279	75	VDD	-5985	-279	125	VREG10UT	-2485	-279	175	VCI	1015	-279	225	C15B	4515	-279
26	TS2	-9415	-279	76	VDD	-5915	-279	126	VREG10UT	-2415	-279	176	VCI	1085	-279	226	C15A	4585	-279
27	TEST0	-9345	-279	77	VDD	-5845	-279	127	VREG10UT	-2345	-279	177	VCI	1155	-279	227	C15A	4655	-279
28	TEST1	-9275	-279	78	VDD	-5775	-279	128	VREG10UT	-2275	-279	178	VCI	1225	-279	228	C15A	4725	-279
29	TEST2	-9205	-279	79	VDD	-5705	-279	129	VREG10UT	-2205	-279	179	VCI	1295	-279	229	C15A	4795	-279
30	TEST3	-9135	-279	80	VDD	-5635	-279	130	VREG10UT	-2135	-279	180	VCI	1365	-279	230	C15A	4865	-279
31	TEST4	-9065	-279	81	VDD	-5565	-279	131	VREG10UT	-2065	-279	181	VCI	1435	-279	231	C15A	4935	-279
32	TEST5	-8995	-279	82	VDD	-5495	-279	132	VREG10UT	-1995	-279	182	VCI	1505	-279	232	C15A	5005	-279
33	CABC_ON	-8925	-279		VDD	-5425		133	VREG2OUT	-1925			VCI	1575			C15A	5075	
34	CABC PWM	-8855	-279		VDD	-5355	-279	134	VREG2OUT	-1855	-279	184	VCI	1645	-279	234	C15A	5145	
35	IM0/ID	-8785	-279	85	VDD	-5285	-279	135	VREG2OUT	-1785	-279	185	VCI	1715	-279	235	C15A	5215	
36		-8715	-279		AGND	-5215			VREG2OUT	-1715			VCI	1785	-279		VGL	5285	
37		-8645	-279		AGND	-5145			VREG2OUT	-1645			VCI	1855		237	VGL	5355	
	RESX	-8575	-279		AGND	-5075			VREG2OUT	-1575			VCI	1925	-279		VGL	5425	
	VSYNC	-8505	-279		AGND	-5005			VREG2OUT	-1505			VCI	1995	-279		VGL	5495	
	HSYNC	-8435	-279		AGND	-4935			N VCORE	-1435			VCI	2065	-279		VGL	5565	
	DOTCLK	-8365	-279		AGND	-4865			N_VCORE	-1365			VCI	2135			VGL	5635	
	ENABLE	-8295	-279		AGND	-4795			N_VCORE	-1295			VCI	2205	-279		VGL	5705	
	DB17	-8225	-279		AGND	-4725			N VCORE	-1225			DUMMY	2275	-279		VGL	5775	
	DB16	-8155	-279		VGS	-4655			DUMMY	-1155			C13B	2345	-279		VGL	5845	
	DB15	-8085	-279		VGS	-4585			DDVDL	-1085			C13B	2415			VGL	5915	
	DB14	-8015	-279		DUMMY	-4515			DDVDL	-1015			C13B	2485	-279		AGND	5985	
		-7945			AGND	-4445			DDVDL	-945			C13B	2555			AGND		
	DB13		-279								-279				-279				
	DB12	-7875 7805	-279		AGND	-4375			DDVDL	-875	-279		C13B	2625	-279			6125	
	DB11	-7805	-279		AGND	-4305			DDVDL	-805	-279		C13B	2695	-279		VGH	6195	
50	DB10	-7735	-279	100	AGND	-4235	-279	150	DDVDL	-735	-279	200	C13B	2765	-279	250	VGH	6265	-279





No.	Name	Х	Υ	No.	Name	X	Υ	No.	Name	X	Υ	No.	Name	X	Υ	No.	Name	Х	Υ
251	VGH	6335	-279	301	C22B	9835	-279	351	G57	10755	164	401	G157	10005	164	451	G257	9255	164
252	VGH	6405	-279	302	C22B	9905	-279	352	G59	10740	289	402	G159	9990	289	452	G259	9240	289
253	VGH	6475	-279	303	C22B	9975	-279	353	G61	10725	164	403	G161	9975	164	453	G261	9225	164
254	VGH	6545	-279	304	C22B	10045	-279	354	G63	10710	289	404	G163	9960	289	454	G263	9210	289
255	VGH	6615	-279	305	C22B	10115	-279	355	G65	10695	164	405	G165	9945	164	455	G265	9195	164
256	VGH	6685	-279	306	C22B	10185	-279	356	G67	10680	289	406	G167	9930	289	456	G267	9180	289
257	C11B	6755	-279	307	C22B	10255	-279	357	G69	10665	164	407	G169	9915	164	457	G269	9165	164
258	C11B	6825	-279	308	C22A	10325	-279	358	G71	10650	289	408	G171	9900	289	458	G271	9150	289
259	C11B	6895	-279	309	C22A	10395	-279	359	G73	10635	164	409	G173	9885	164	459	G273	9135	164
260	C11B	6965	-279	310	C22A	10465	-279	360	G75	10620	289	410	G175	9870	289	460	G275	9120	289
261	C11B	7035	-279	311	C22A	10535	-279	361	G77	10605	164	411	G177	9855	164	461	G277	9105	164
262	C11B	7105	-279	312	C22A	10605	-279	362	G79	10590	289	412	G179	9840	289	462	G279	9090	289
263	C11A	7175	-279	313	C22A	10675	-279	363	G81	10575	164	413	G181	9825	164	463	G281	9075	164
264	C11A	7245	-279	314	C22A	10745	-279	364	G83	10560	289	414	G183	9810	289	464	G283	9060	289
265	C11A	7315	-279	315	C22A	10815	-279	365	G85	10545	164	415	G185	9795	164	465	G285	9045	164
266	C11A	7385	-279	316	C22A	10885	-279	366	G87	10530	289	416	G187	9780	289	466	G287	9030	289
267	C11A	7455	-279	317	C22A	10955	-279	367	G89	10515	164	417	G189	9765	164	467	G289	9015	164
268	C11A	7525	-279	318	C22A	11025	-279	368	G91	10500	289	418	G191	9750	289	468	G291	9000	289
269	C21B	7595	-279	319	C22A	11095	-279	369	G93	10485	164	419	G193	9735	164	469	G293	8985	164
270	C21B	7665	-279	320	C22A	11165	-279	370	G95	10470	289	420	G195	9720	289	470	G295	8970	289
271	C21B	7735	-279	321	DUMMY	11205	164	371	G97	10455	164	421	G197	9705	164	471	G297	8955	164
272	C21B	7805	-279	322	DUMMY	11190	289	372	G99	10440	289	422	G199	9690	289	472	G299	8940	289
273	C21B	7875	-279	323	G1	11175	164	373	G101	10425	164	423	G201	9675	164	473	G301	8925	164
274	C21B	7945	-279	324	G3	11160	289	374	G103	10410	289	424	G203	9660	289	474	G303	8910	289
275	C21B	8015	-279	325	G5	11145	164	375	G105	10395	164	425	G205	9645	164	475	G305	8895	164
276	C21B	8085	-279	326	G7	11130	289	376	G107	10380	289	426	G207	9630	289	476	G307	8880	289
277	C21B	8155	-279	327	G9	11115	164	377	G109	10365	164	427	G209	9615	164	477	G309	8865	164
278	C21B	8225	-279	328	G11	11100	289	378	G111	10350	289	428	G211	9600	289	478	G311	8850	289
279	C21B	8295	-279	329	G13	11085	164	379	G113	10335	164	429	G213	9585	164	479	G313	8835	164
280	C21B	8365	-279	330	G15	11070	289	380	G115	10320	289	430	G215	9570	289	480	G315	8820	289
281	C21B	8435	-279	331	G17	11055	164	381	G117	10305	164	431	G217	9555	164	481	G317	8805	164
282	C21B	8505	-279	332	G19	11040	289	382	G119	10290	289	432	G219	9540	289	482	G319	8790	289
283	C21A	8575	-279	333	G21	11025	164	383	G121	10275	164	433	G221	9525	164	483	G321	8775	164
284	C21A	8645	-279	334	G23	11010	289	384	G123	10260	289	434	G223	9510	289	484	G323	8760	289
285	C21A	8715	-279	335	G25	10995	164	385	G125	10245	164	435	G225	9495	164	485	G325	8745	164
286	C21A	8785	-279	336	G27	10980	289	386	G127	10230	289	436	G227	9480	289	486	G327	8730	289
287	C21A	8855	-279	337	G29	10965	164	387	G129	10215	164	437	G229	9465	164	487	G329	8715	164
	C21A	8925	-279	338	G31	10950	289	388	G131	10200	289	438	G231	9450	289	488	G331	8700	289
289	C21A	8995	-279	339	G33	10935	164	389	G133	10185	164	439	G233	9435	164	489	G333	8685	164
290	C21A	9065	-279	340	G35	10920	289	390	G135	10170	289	440	G235	9420	289	490	G335	8670	289
	C21A	9135	-279	341	G37	10905	164	391	G137	10155	164	441	G237	9405	164	491	G337	8655	164
292	C21A	9205	-279	342	G39	10890	289	392	G139	10140	289	442	G239	9390	289	492	G339	8640	289
293	C21A	9275	-279	343	G41	10875	164	393	G141	10125	164	443	G241	9375	164	493	G341	8625	164
294	C21A	9345	-279	344	G43	10860	289	394	G143	10110	289	444	G243	9360	289	494	G343	8610	289
295	C21A	9415	-279	345	G45	10845	164	395	G145	10095	164	445	G245	9345	164	495	G345	8595	164
296	C22B	9485	-279	346	G47	10830	289	396	G147	10080	289	446	G247	9330	289	496	G347	8580	289
297	C22B	9555	-279	347	G49	10815	164	397	G149	10065	164	447	G249	9315	164	497	G349	8565	164
298	C22B	9625	-279	348	G51	10800	289	398	G151	10050	289	448	G251	9300	289	498	G351	8550	289
299	C22B	9695	-279	349	G53	10785	164	399	G153	10035	164	449	G253	9285	164	499	G353	8535	164
300	C22B	9765	-279	350	G55	10770	289	400	G155	10020	289	450	G255	9270	289	500	G355	8520	289





			.,			.,	.,			.,	.,	L		.,	.,	Ī		.,	.,
No.	Name	X	Y	No.	Name	X	Y	No.	Name	X	Y	No.	Name	X	Y	No.	Name	X	Y
501	G357	8505	164	551	G457	7755	164	601	S926	6855	164	651	S876	6105	164	701	S826	5355	164
502	G359	8490	289	552	G459	7740	289	602	S925	6840	289	652	S875	6090	289	702	S825	5340	289
503	G361	8475	164	553	G461	7725	164	603	S924	6825	164	653	S874	6075	164	703	S824	5325	164
504	G363	8460	289	554	G463	7710	289	604	S923	6810	289	654	S873	6060	289	704	S823	5310	289
505	G365	8445	164	555	G465	7695	164	605	S922	6795	164	655	S872	6045	164	705	S822	5295	164
506	G367	8430	289	556	G467	7680	289	606	S921	6780	289	656	S871	6030	289	706	S821	5280	289
507	G369	8415	164	557	G469	7665	164	607	S920	6765	164	657	S870	6015	164	707	S820	5265	164
508	G371	8400	289	558	G471	7650	289	608	S919	6750	289	658	S869	6000	289	708	S819	5250	289
509	G373	8385	164	559	G473	7635	164	609	S918	6735	164	659	S868	5985	164	709	S818	5235	164
510	G375	8370	289	560	G475	7620	289	610	S917	6720	289	660	S867	5970	289	710	S817	5220	289
511	G377	8355	164	561	G477	7605	164	611	S916	6705	164	661	S866	5955	164	711	S816	5205	164
512	G379	8340	289	562	G479	7590	289	612	S915	6690	289	662	S865	5940	289	712	S815	5190	289
513	G381	8325	164	563	DUMMY	7575	164	613	S914	6675	164	663	S864	5925	164	713	S814	5175	164
514	G383	8310	289	564	DUMMY	7560	289	614	S913	6660	289	664	S863	5910	289	714	S813	5160	289
515	G385	8295	164	565	DUMMY	7395	164	615	S912	6645	164	665	S862	5895	164	715	S812	5145	164
516	G387	8280	289	566	S961	7380	289	616	S911	6630	289	666	S861	5880	289	716	S811	5130	289
517	G389	8265	164	567	S960	7365	164	617	S910	6615	164	667	S860	5865	164	717	S810	5115	164
518	G391	8250	289	568	S959	7350	289	618	S909	6600	289	668	S859	5850	289	718	S809	5100	289
519	G393	8235	164	569	S958	7335	164	619	S908	6585	164	669	S858	5835	164	719	S808	5085	164
520	G395	8220	289	570	S957	7320	289	620	S907	6570	289	670	S857	5820	289	720	S807	5070	289
521	G397	8205	164	571	S956	7305	164	621	S906	6555	164	671	S856	5805	164	721	S806	5055	164
522	G399	8190	289	572	S955	7290	289	622	S905	6540	289	672	S855	5790	289	722	S805	5040	289
523	G401	8175	164	573	S954	7275	164	623	S904	6525	164	673	S854	5775	164	723	S804	5025	164
524	G403	8160	289	574	S953	7260	289	624	S903	6510	289	674	S853	5760	289	724	S803	5010	289
525	G405	8145	164	575	S952	7245	164	625	S902	6495	164	675	S852	5745	164	725	S802	4995	164
526	G407	8130	289	576	S951	7230	289	626	S901	6480	289	676	S851	5730	289	726	S801	4980	289
527	G409	8115	164	577	S950	7215	164	627	S900	6465	164	677	S850	5715	164	727	S800	4965	164
528	G411	8100	289	578	S949	7200	289	628	S899	6450	289	678	S849	5700	289	728	S799	4950	289
529	G413	8085	164	579	S948 S947	7185	164	629	S898 S897	6435 6420	164	679	S848	5685	164 289	729	S798	4935 4920	164
530	G415 G417	8070 8055	289 164	580 581	S947 S946	7170 7155	289 164	630	S896	6405	289 164	680	S847 S846	5670 5655	164	730 731	S797 S796	4920	289
532	G417	8040	289	582	S945	7140	289	632	S895	6390	289	682	S845	5640	289	732	S795	4890	164 289
533	G421	8025	164	583	S945 S944	7125	164	633	S894	6375	164	683	S844	5625	164	733	S793	4875	164
534	G423 G425	8010 7995	289 164	584 585	S943 S942	7110 7095	289 164	634	S893 S892	6360 6345	289 164	684 685	S843 S842	5610 5595	289 164	734 735	S793 S792	4860 4845	289 164
536	G427	7980	289	586	S942 S941	7080	289	636	S891	6330	289	686	S841	5580	289	736	S792	4830	289
537	G429	7965	164	587	S941	7065	164	637	S890	6315	164	687	S840	5565	164	737	S791	4815	164
538	G423	7950	289	588	S939	7050	289	638	S889	6300	289	688	S839	5550	289	738	S789	4800	289
539	G433	7935	164	589	S938	7035	164	639	S888	6285	164	689	S838	5535	164	739	S788	4785	164
540	G435	7920	289	590	S937	7020	289	640	S887	6270	289	690	S837	5520	289	740	S787	4770	289
541	G437	7905	164	591	S936	7020	164	641	S886	6255	164	691	S836	5505	164	741	S786	4755	164
542	G437	7890	289	592	S935	6990	289	642	S885	6240	289	692	S835	5490	289	742	S785	4740	289
543	G441	7875	164	593	S934	6975	164	643	S884	6225	164	693	S834	5475	164	743	S784	4725	164
544	G443	7860	289	594	S933	6960	289	644	S883	6210	289	694	S833	5460	289	744	S783	4710	289
545	G445	7845	164	595	S932	6945	164	645	S882	6195	164	695	S832	5445	164	745	S782	4695	164
546	G447	7830	289	596	S931	6930	289	646	S881	6180	289	696	S831	5430	289	746	S781	4680	289
547	G449	7815	164	597	S930	6915	164	647	S880	6165	164	697	S830	5415	164	747	S780	4665	164
548	G451	7800	289	598	S929	6900	289	648	S879	6150	289	698	S829	5400	289	748	S779	4650	289
549	G453	7785	164	599	S928	6885	164	649	S878	6135	164	699	S828	5385	164	749	S778	4635	164
550	G455	7770	289	600	S927	6870	289	650	S877	6120	289	700	S827	5370	289	750	S777	4620	289
JJU	UHJJ	1110	203	000	J321	0070	203	030	J011	0120	203	700	3021	JJ / U	203	730	3111	+0∠0	203





	1					I				1				1			ı		1
No.	Name	Х	Υ	No.	Name	Х	Υ												
751	S776	4605	164	801	S726	3855	164	851	S676	3105	164	901	S626	2355	164	951	S576	1605	164
752	S775	4590	289	802	S725	3840	289	852	S675	3090	289	902	S625	2340	289	952	S575	1590	289
753	S774	4575	164	803	S724	3825	164	853	S674	3075	164	903	S624	2325	164	953	S574	1575	164
754	S773	4560	289	804	S723	3810	289	854	S673	3060	289	904	S623	2310	289	954	S573	1560	289
755	S772	4545	164	805	S722	3795	164	855	S672	3045	164	905	S622	2295	164	955	S572	1545	164
756	S771	4530	289	806	S721	3780	289	856	S671	3030	289	906	S621	2280	289	956	S571	1530	289
757	S770	4515	164	807	S720	3765	164	857	S670	3015	164	907	S620	2265	164	957	S570	1515	164
758	S769	4500	289	808	S719	3750	289	858	S669	3000	289	908	S619	2250	289	958	S569	1500	289
759	S768	4485	164	809	S718	3735	164	859	S668	2985	164	909	S618	2235	164	959	S568	1485	164
760	S767	4470	289	810	S717	3720	289	860	S667	2970	289	910	S617	2220	289	960	S567	1470	289
761	S766	4455	164	811	S716	3705	164	861	S666	2955	164	911	S616	2205	164	961	S566	1455	164
762	S765	4440	289	812	S715	3690	289	862	S665	2940	289	912	S615	2190	289	962	S565	1440	289
763	S764	4425	164	813	S714	3675	164	863	S664	2925	164	913	S614	2175	164	963	S564	1425	164
764	S763	4410	289	814	S713	3660	289	864	S663	2910	289	914	S613	2160	289	964	S563	1410	289
765	S762	4395	164	815	S712	3645	164	865	S662	2895	164	915	S612	2145	164	965	S562	1395	164
766	S761	4380	289	816	S711	3630	289	866	S661	2880	289	916	S611	2130	289	966	S561	1380	289
767	S760	4365	164	817	S710	3615	164	867	S660	2865	164	917	S610	2115	164	967	S560	1365	164
768	S759	4350	289	818	S709	3600	289	868	S659	2850	289	918	S609	2100	289	968	S559	1350	289
769	S758	4335	164	819	S708	3585	164	869	S658	2835	164	919	S608	2085	164	969	S558	1335	164
770	S757	4320	289	820	S707	3570	289	870	S657	2820	289	920	S607	2070	289	970	S557	1320	289
771	S756	4305	164	821	S706	3555	164	871	S656	2805	164	921	S606	2055	164	971	S556	1305	164
772	S755	4290	289	822	S705	3540	289	872	S655	2790	289	922	S605	2040	289	972	S555	1290	289
773	S754	4275	164	823	S704	3525	164	873	S654	2775	164	923	S604	2025	164	973	S554	1275	164
774	S753	4260	289	824	S703	3510	289	874	S653	2760	289	924	S603	2010	289	974	S553	1260	289
775	S752	4245	164	825	S702	3495	164	875	S652	2745	164	925	S602	1995	164	975	S552	1245	164
776	S751	4230	289	826	S701	3480	289	876	S651	2730	289	926	S601	1980	289	976	S551	1230	289
777	S750	4215	164	827	S700	3465	164	877	S650	2715	164	927	S600	1965	164	977	S550	1215	164
778	S749	4200	289	828	S699	3450	289	878	S649	2700	289	928	S599	1950	289	978	S549	1200	289
779	S748	4185	164	829	S698	3435	164	879	S648	2685	164	929	S598	1935	164	979	S548	1185	164
780	S747	4170	289	830	S697	3420	289	880	S647	2670	289	930	S597	1920	289	980	S547	1170	289
781	S746	4155	164	831	S696	3405	164	881	S646	2655	164	931	S596	1905	164	981	S546	1155	164
782	S745	4140	289	832	S695	3390	289	882	S645	2640	289	932	S595	1890	289	982	S545	1140	289
783	S744	4125	164	833	S694	3375	164	883	S644	2625	164	933	S594	1875	164	983	S544	1125	164
784	S743	4110	289	834	S693	3360	289	884	S643	2610	289	934	S593	1860	289	984	S543	1110	289
785	S742	4095	164	835	S692	3345	164	885	S642	2595	164	935	S592	1845	164	985	S542	1095	164
786	S741	4080	289	836	S691	3330	289	886	S641	2580	289	936	S591	1830	289	986	S541	1080	289
787	S740	4065	164	837	S690	3315	164	887	S640	2565	164	937	S590	1815	164	987	S540	1065	164
788	S739	4050	289	838	S689	3300	289	888	S639	2550	289	938	S589	1800	289	988	S539	1050	289
789	S738	4035	164	839	S688	3285	164	889	S638	2535	164	939	S588	1785	164	989	S538	1035	164
790	S737	4020	289	840	S687	3270	289	890	S637	2520	289	940	S587	1770	289	990	S537	1020	289
791	S736	4005	164	841	S686	3255	164	891	S636	2505	164	941	S586	1755	164	991	S536	1005	164
792	S735	3990	289	842	S685	3240	289	892	S635	2490	289	942	S585	1740	289	992	S535	990	289
793	S734	3975	164	843	S684	3225	164	893	S634	2475	164	943	S584	1725	164	993	S534	975	164
793	S733	3960	289	844	S683	3210	289	894	S633	2460	289	943	S583	1710	289	993	S533	960	289
795	S732	3945	164	845	S682	3195	164	895	S632	2445	164	945	S582	1695	164	995	S532	945	164
796	S731	3930	289	846	S681	3180	289	896	S631	2430	289	946	S581	1680	289	996	S531	930	289
797	S730	3915	164	847	S680	3165	164	897	S630	2415	164	947	S580	1665	164	997	S530	915	164
798	S729	3900	289	848	S679	3150	289	898	S629	2400	289	948	S579	1650	289	998	S529	900	289
799	S728	3885	164	849	S678	3135	164	899	S628	2385	164	949	S578	1635	164	999	S528	885	164
800	S727	3870	289	850	S677	3120	289	900	S627	2370	289	950	S577	1620	289	1000	S527	870	289





No	Nama	v	Υ	No	Nama	<b>v</b>	V	No	Nama	· ·	v	No	Nama	v	V	No	Nama	v	V
No. 1001	Name S526	X 855	164	No. 1051	Name S480	-180	Y 289	No.	Name S430	-930	Y 289	No. 1151	Name S380	-1680	Y 289	No. 1201	Name S330	-2430	Y 289
1001			289						S429	-930 -945						1201	S329		164
1002	S525 S524	840 825	164	1052	S479 S478	-195	164 289	1102	S428	-960	164	1152	S379 S378	-1695 -1710	164 289	1202	S328	-2445	289
1003	S524 S523	810	289	1053	S477	-210 -225	164	1103	S427	-975	289	1153	S377	-1710	164	1203	S327	-2460 -2475	
1004	S523 S522	795	164	1055	S477	-240	289	1104	S426	-990	164 289	1155	S376	-1725	289	1204	S326	-2475	164 289
1003	S521	780	289	1056	S475	-255	164	1106	S425	-1005	164	1156	S375	-1755	164	1203	S325	-2505	164
1007	S520	765	164	1057	S474	-270	289	1107	S424	-1020	289	1157	S374	-1770	289	1207	S324	-2520	289
1008	S519	750	289	1058	S473	-285	164	1108	S423	-1035	164	1158	S373	-1785	164	1208	S323	-2535	164
1009	S518	735	164	1059	S472	-300	289	1109	S422	-1050	289	1159	S372	-1800	289	1209	S322	-2550	289
1010	S517	720	289	1060	S471	-315	164	1110	S421	-1065	164	1160	S371	-1815	164	1210	S321	-2565	164
1011	S516	705	164	1061	S470	-330	289	1111	S420	-1080	289	1161	S370	-1830	289	1211	S320	-2580	289
1012	S515	690	289	1062	S469	-345	164	1112	S419	-1095	164	1162	S369	-1845	164	1212	S319	-2595	164
1013	S514	675	164	1063	S468	-360	289	1113	S418	-1110	289	1163	S368	-1860	289	1213	S318	-2610	289
1014	S513	660	289	1064	S467	-375	164	1114	S417	-1125	164	1164	S367	-1875	164	1214	S317	-2625	164
1015	S512	645	164	1065	S466	-390	289	1115	S416	-1140	289	1165	S366	-1890	289	1215	S316	-2640	289
1016	S511	630	289	1066	S465	-405	164	1116	S415	-1155	164	1166	S365	-1905	164	1216	S315	-2655	164
1017	S510	615	164	1067	S464	-420	289	1117	S414	-1170	289	1167	S364	-1920	289	1217	S314	-2670	289
1018	S509	600	289	1068	S463	-435	164	1118	S413	-1185	164	1168	S363	-1935	164	1218	S313	-2685	164
1019	S508	585	164	1069	S462	-450	289	1119	S412	-1200	289	1169	S362	-1950	289	1219	S312	-2700	289
1020	S507	570	289	1070	S461	-465	164	1120	S411	-1215	164	1170	S361	-1965	164	1220	S311	-2715	164
1021	S506	555	164	1071	S460	-480	289	1121	S410	-1230	289	1171	S360	-1980	289	1221	S310	-2730	289
1022	S505	540	289	1072	S459	-495	164	1122	S409	-1245	164	1172	S359	-1995	164	1222	S309	-2745	164
1023	S504	525	164	1073	S458	-510	289	1123	S408	-1260	289	1173	S358	-2010	289	1223	S308	-2760	289
1024	S503	510	289	1074	S457	-525	164	1124	S407	-1275	164	1174	S357	-2025	164	1224	S307	-2775	164
1025	S502	495	164	1075	S456	-540	289	1125	S406	-1290	289	1175	S356	-2040	289	1225	S306	-2790	289
1026	S501	480	289	1076	S455	-555	164	1126	S405	-1305	164	1176	S355	-2055	164	1226	S305	-2805	164
1027	S500	465	164	1077	S454	-570	289	1127	S404	-1320	289	1177	S354	-2070	289	1227	S304	-2820	289
1028	S499	450	289	1078	S453	-585	164	1128	S403	-1335	164	1178	S353	-2085	164	1228	S303	-2835	164
1029	S498	435	164	1079	S452	-600	289	1129	S402	-1350	289	1179	S352	-2100	289	1229	S302	-2850	289
1030	S497	420	289	1080	S451	-615	164	1130	S401	-1365	164	1180	S351	-2115	164	1230	S301	-2865	164
1031	S496	405	164	1081	S450	-630	289	1131	S400	-1380	289	1181	S350	-2130	289	1231	S300	-2880	289
1032	S495	390	289	1082	S449	-645	164	1132	S399	-1395	164	1182	S349	-2145	164	1232	S299	-2895	164
1033	S494	375	164	1083	S448	-660	289	1133	S398	-1410	289	1183	S348	-2160	289	1233	S298	-2910	289
1034	S493	360	289	1084	S447	-675		1134		-1425		1184	S347	-2175		1234	S297	-2925	
1035	S492	345	164	1085	S446	-690	289	1135	S396	-1440	289	1185	S346	-2190	289	1235	S296	-2940	289
1036	S491	330	289	1086	S445	-705	164	1136	S395	-1455	164	1186	S345	-2205	164	1236	S295	-2955	164
1037	S490	315	164	1087	S444	-720	289	1137	S394	-1470	289	1187	S344	-2220	289	1237	S294	-2970	289
1038	S489	300	289	1088	S443	-735 750	164	1138	S393	-1485	164	1188	S343	-2235	164	1238	S293	-2985	164
1039	S488	285	164	1089	S442	-750	289	1139	S392	-1500	289	1189	S342	-2250	289	1239	S292	-3000	289
1040	S487 S486	270	289	1090	S441 S440	-765 -780	164	1140	S391 S390	-1515	164	1190	S341 S340	-2265 -2280	164 289	1240	S291	-3015	164 289
1041	S485	255	164 289	1091	S439	-780 -795	289 164	1141	S389	-1530 -1545	289 164	1191	S340 S339	-2280	164	1241 1242	S290 S289	-3030 -3045	
1042	S484	240	164	1092	S439 S438	-795 -810	289	1143	S388	-1545	289	1192	S338	-2295	289	1242	S288	-3045	289
1043	S483	210	289	1093	S438 S437	-825	164	1143	S387	-1575	164	1193	S337	-2310	164	1243	S287	-3075	164
1044	S482	195	164	1094	S436	-840	289	1144	S386	-1575	289	1195	S336	-2325	289	1244	S286	-3075	289
1045	S481	180	289	1095	S435	-855	164	1146	S385	-1605	164	1196	S335	-2355	164	1245	S285	-3105	164
1046	V1T	165	164	1096	S434	-870	289	1147	S384	-1620	289	1197	S334	-2370	289	1247	S284	-3120	
1047	DUMMY	150	289	1097	S433	-885	164	1147	S383	-1635	164	1198	S333	-2385	164	1247	S283	-3135	164
1049	DUMMY	-150	289	1099	S432	-900	289	1149	S382	-1650	289	1199	S332	-2400	289	1249	S282	-3150	289
1050	V62T	-165	164	1100	S431	-915	164	1150	S381	-1665	164	1200	S331	-2415	164	1250	S281	-3165	
1000	v U∠ I	-100	104	1100	UHUI	-313	104	1130	UUUI	-1000	104	1200	JJJI	-2410	104	1230	U201	-0100	104

Version: 0.06



																	1	<u> </u>	1
No.	Name	Х	Υ	No.	Name	Х	Υ	No.	Name	Χ	Υ	No.	Name	Х	Υ	No.	Name	Х	Υ
1251	S280	-3180	289	1301	S230	-3930	289	1351	S180	-4680	289	1401	S130	-5430	289	1451	S80	-6180	289
1252	S279	-3195	164	1302	S229	-3945	164	1352	S179	-4695	164	1402	S129	-5445	164	1452	S79	-6195	164
1253	S278	-3210	289	1303	S228	-3960	289	1353	S178	-4710	289	1403	S128	-5460	289	1453	S78	-6210	289
1254	S277	-3225	164	1304	S227	-3975	164	1354	S177	-4725	164	1404	S127	-5475	164	1454	S77	-6225	164
1255	S276	-3240	289	1305	S226	-3990	289	1355	S176	-4740	289	1405	S126	-5490	289	1455	S76	-6240	289
1256	S275	-3255	164	1306	S225	-4005	164	1356	S175	-4755	164	1406	S125	-5505	164	1456	S75	-6255	164
1257	S274	-3270	289	1307	S224	-4020	289	1357	S174	-4770	289	1407	S124	-5520	289	1457	S74	-6270	289
1258	S273	-3285	164	1308	S223	-4035	164	1358	S173	-4785	164	1408	S123	-5535	164	1458	S73	-6285	164
1259	S272	-3300	289	1309	S222	-4050	289	1359	S172	-4800	289	1409	S122	-5550	289	1459	S72	-6300	289
1260	S271	-3315	164	1310	S221	-4065	164	1360	S171	-4815	164	1410	S121	-5565	164	1460	S71	-6315	164
1261	S270	-3330	289	1311	S220	-4080	289	1361	S170	-4830	289	1411	S120	-5580	289	1461	S70	-6330	289
1262	S269	-3345	164	1312	S219	-4095	164	1362	S169	-4845	164	1412	S119	-5595	164	1462	S69	-6345	164
1263	S268	-3360	289	1313	S218	-4110	289	1363	S168	-4860	289	1413	S118	-5610	289	1463	S68	-6360	289
1264	S267	-3375	164	1314	S217	-4125	164	1364	S167	-4875	164	1414	S117	-5625	164	1464	S67	-6375	164
1265	S266	-3390	289	1315	S216	-4140	289	1365	S166	-4890	289	1415	S116	-5640	289	1465	S66	-6390	289
1266	S265	-3405	164	1316	S215	-4155	164	1366	S165	-4905	164	1416	S115	-5655	164	1466	S65	-6405	164
1267	S264	-3420	289	1317	S214	-4170	289	1367	S164	-4920	289	1417	S114	-5670	289	1467	S64	-6420	289
1268	S263	-3435	164	1318	S213	-4185	164	1368	S163	-4935	164	1418	S113	-5685	164	1468	S63	-6435	164
1269	S262	-3450	289	1319	S212	-4200	289	1369	S162	-4950	289	1419	S112	-5700	289	1469	S62	-6450	289
1270	S261	-3465	164	1320	S211	-4215	164	1370	S161	-4965	164	1420	S111	-5715	164	1470	S61	-6465	164
1271	S260	-3480	289	1321	S210	-4230	289	1371	S160	-4980	289	1421	S110	-5730	289	1471	S60	-6480	289
1272	S259	-3495	164	1322	S209	-4245	164	1372	S159	-4995	164	1422	S109	-5745	164	1472	S59	-6495	164
1273	S258	-3510	289	1323	S208	-4260	289	1373	S158	-5010	289	1423	S108	-5760	289	1473	S58	-6510	289
1274	S257	-3525	164	1324	S207	-4275	164	1374	S157	-5025	164	1424	S107	-5775	164	1474	S57	-6525	164
1275	S256	-3540	289	1325	S206	-4290	289	1375	S156	-5040	289	1425	S106	-5790	289	1475	S56	-6540	289
1276	S255	-3555	164	1326	S205	-4305	164	1376	S155	-5055	164	1426	S105	-5805	164	1476	S55	-6555	164
1277	S254	-3570	289	1327	S204	-4320	289	1377	S154	-5070	289	1427	S104	-5820	289	1477	S54	-6570	289
1278	S253	-3585	164	1328	S203	-4335	164	1378	S153	-5085	164	1428	S103	-5835	164	1478	S53	-6585	164
1279	S252	-3600	289	1329	S202	-4350	289	1379	S152	-5100	289	1429	S102	-5850	289	1479	S52	-6600	289
1280	S251	-3615	164	1330	S201	-4365	164	1380	S151	-5115	164	1430	S101	-5865	164	1480	S51	-6615	164
1281	S250	-3630	289	1331	S200	-4380	289	1381	S150	-5130	289	1431	S100	-5880	289	1481	S50	-6630	289
1282	S249	-3645	164	1332	S199	-4395	164	1382	S149	-5145	164	1432	S99	-5895	164	1482	S49	-6645	164
1283	S248	-3660	289	1333	S198	-4410	289	1383	S148	-5160	289	1433	S98	-5910	289	1483	S48	-6660	289
1284	S247	-3675	164	1334	S197	-4425	164	1384	S147	-5175	164	1434	S97	-5925	164	1484	S47	-6675	164
1285	S246	-3690	289	1335	S196	-4440	289	1385	S146	-5190	289	1435	S96	-5940	289	1485	S46	-6690	289
1286	S245	-3705	164	1336	S195	-4455	164	1386	S145	-5205	164	1436	S95	-5955	164	1486	S45	-6705	164
1287	S244	-3720	289	1337	S194	-4470	289	1387	S144	-5220	289	1437	S94	-5970	289	1487	S44	-6720	289
1288	S243	-3735	164	1338	S193	-4485	164	1388	S143	-5235	164	1438	S93	-5985	164	1488	S43	-6735	164
1289	S242	-3750	289	1339	S192	-4500	289	1389	S142	-5250	289	1439	S92	-6000	289	1489	S42	-6750	289
1290	S241	-3765	164	1340	S191	-4515	164	1390	S141	-5265	164	1440	S91	-6015	164	1490	S41	-6765	164
1291	S240	-3780	289	1341	S190	-4530	289	1391	S140	-5280	289	1441	S90	-6030	289	1491	S40	-6780	289
1292	S239	-3795	164	1342	S189	-4545	164	1392	S139	-5295	164	1442	S89	-6045	164	1492	S39	-6795	164
1293	S238	-3810	289	1343	S188	-4560	289	1393	S138	-5310	289	1443	S88	-6060	289	1493	S38	-6810	289
1294	S237	-3825	164	1344	S187	-4575	164	1394	S137	-5325	164	1444	S87	-6075	164	1494	S37	-6825	164
1295	S236	-3840	289	1345	S186	-4590	289	1395	S136	-5340	289	1445	S86	-6090	289	1495	S36	-6840	289
1296	S235	-3855	164	1346	S185	-4605	164	1396	S135	-5355	164	1446	S85	-6105	164	1496	S35	-6855	164
1297	S234	-3870	289	1347	S184	-4620	289	1397	S134	-5370	289	1447	S84	-6120	289	1497	S34	-6870	289
1298	S233	-3885	164	1348	S183	-4635	164	1398	S133	-5385	164	1448	S83	-6135	164	1498	S33	-6885	164
1299	S232	-3900	289	1349	S182	-4650	289	1399	S132	-5400	289	1449	S82	-6150	289	1499	S32	-6900	289
1300	S231	-3915	164	1350	S181	-4665	164	1400	S131	-5415	164	1450	S81	-6165	164	1500	S31	-6915	164





			l 1				T 1			l	l 1					<u> </u>	l		Τ
No.	Name	Х	Υ	No.	Name	X	Υ	No.	Name	Х	Υ	No.	Name	X	Υ	No.	Name	X	Υ
1501	S30	-6930	289	1551	G448	-7830	289	1601	G348	-8580	289	1651	G248	-9330	289	1701	G148	-10080	289
1502	S29	-6945	164	1552	G446	-7845	164	1602	G346	-8595	164	1652	G246	-9345	164	1702	G146	-10095	164
1503	S28	-6960	289	1553	G444	-7860	289	1603	G344	-8610	289	1653	G244	-9360	289	1703	G144	-10110	289
1504	S27	-6975	164	1554	G442	-7875	164	1604	G342	-8625	164	1654	G242	-9375	164	1704	G142	-10125	164
1505	S26	-6990	289	1555	G440	-7890	289	1605	G340	-8640	289	1655	G240	-9390	289	1705	G140	-10140	289
1506	S25	-7005	164	1556	G438	-7905	164	1606	G338	-8655	164	1656	G238	-9405	164	1706	G138	-10155	164
1507	S24	-7020	289	1557	G436	-7920	289	1607	G336	-8670	289	1657	G236	-9420	289	1707	G136	-10170	289
1508	S23	-7035	164	1558	G434	-7935	164	1608	G334	-8685	164	1658	G234	-9435	164	1708	G134	-10185	164
1509	S22	-7050	289	1559	G432	-7950	289	1609	G332	-8700	289	1659	G232	-9450	289	1709	G132	-10200	289
1510	S21	-7065	164	1560	G430	-7965	164	1610	G330	-8715	164	1660	G230	-9465	164	1710	G130	-10215	164
1511	S20	-7080	289	1561	G428	-7980	289	1611	G328	-8730	289	1661	G228	-9480	289	1711	G128	-10230	289
1512	S19	-7095	164	1562	G426	-7995	164	1612	G326	-8745	164	1662	G226	-9495	164	1712	G126	-10245	164
1513	S18	-7110	289	1563	G424	-8010	289	1613	G324	-8760	289	1663	G224	-9510	289	1713	G124	-10260	289
1514	S17	-7125	164	1564	G422	-8025	164	1614	G322	-8775	164	1664	G222	-9525	164	1714	G122	-10275	164
1515	S16	-7140	289	1565	G420	-8040	289	1615	G320	-8790	289	1665	G220	-9540	289	1715	G120	-10290	289
1516	S15	-7155	164	1566	G418	-8055	164	1616	G318	-8805	164	1666	G218	-9555	164	1716	G118	-10305	164
1517	S14	-7170	289	1567	G416	-8070	289	1617	G316	-8820	289	1667	G216	-9570	289	1717	G116	-10320	289
1518	S13	-7185	164	1568	G414	-8085	164	1618	G314	-8835	164	1668	G214	-9585	164	1718	G114	-10335	164
1519	S12	-7200	289	1569	G412	-8100	289	1619	G312	-8850	289	1669	G212	-9600	289	1719	G112	-10350	289
1520	S11	-7215	164	1570	G410	-8115	164	1620	G310	-8865	164	1670	G210	-9615	164	1720	G110	-10365	164
1521	S10	-7230	289	1571	G408	-8130	289	1621	G308	-8880	289	1671	G208	-9630	289	1721	G108	-10380	289
1522	S9	-7245	164	1572	G406	-8145	164	1622	G306	-8895	164	1672	G206	-9645	164	1722	G106	-10395	164
1523	S8	-7260	289	1573	G404	-8160	289	1623	G304	-8910	289	1673	G204	-9660	289	1723	G104	-10410	289
1524	S7	-7275	164	1574	G402	-8175	164	1624	G302	-8925	164	1674	G202	-9675	164	1724	G102	-10425	164
1525	S6	-7290	289	1575	G400	-8190	289	1625	G300	-8940	289	1675	G200	-9690	289	1725	G100	-10440	289
1526	S5	-7305	164	1576	G398	-8205	164	1626	G298	-8955	164	1676	G198	-9705	164	1726	G98	-10455	164
1527	S4	-7320	289	1577	G396	-8220	289	1627	G296	-8970	289	1677	G196	-9720	289	1727	G96	-10470	289
1528	S3	-7335	164	1578	G394	-8235	164	1628	G294	-8985	164	1678	G194	-9735	164	1728	G94	-10485	164
1529	S2	-7350	289	1579	G392	-8250	289	1629	G292	-9000	289	1679	G192	-9750	289	1729	G92	-10500	289
1530	S1	-7365	164	1580	G390	-8265	164	1630	G290	-9015	164	1680	G190	-9765	164	1730	G90	-10515	164
1531	DUMMY	-7380	289	1581	G388	-8280	289	1631	G288	-9030	289	1681	G188	-9780	289	1731	G88	-10530	289
1532	DUMMY	-7395	164	1582	G386	-8295	164	1632	G286	-9045	164	1682	G186	-9795	164	1732	G86	-10545	164
1533	DUMMY	-7560	289	1583	G384	-8310	289	1633	G284	-9060	289	1683	G184	-9810	289	1733	G84	-10560	289
1534	DUMMY	-7575	164	1584	G382	-8325	164	1634	G282	-9075	164	1684	G182	-9825	164	1734	G82	-10575	164
1535	G480	-7590	289	1585	G380	-8340	289	1635	G280	-9090	289	1685	G180	-9840	289	1735	G80	-10590	289
1536	G478	-7605	164	1586	G378	-8355	164	1636	G278	-9105	164	1686	G178	-9855	164	1736	G78	-10605	164
1537	G476	-7620	289	1587	G376	-8370	289	1637	G276	-9120	289	1687	G176	-9870	289	1737	G76	-10620	289
1538	G474	-7635	164	1588	G374	-8385	164	1638	G274	-9135	164	1688	G174	-9885	164	1738	G74	-10635	164
1539	G472	-7650	289	1589	G372	-8400	289	1639	G272	-9150	289	1689	G172	-9900	289	1739	G72	-10650	289
1540	G470	-7665	164	1590	G370	-8415	164	1640	G270	-9165	164	1690	G170	-9915	164	1740	G70	-10665	164
1541	G468	-7680	289	1591	G368	-8430	289	1641	G268	-9180	289	1691	G168	-9930	289	1741	G68	-10680	289
1542	G466	-7695	164	1592	G366	-8445	164	1642	G266	-9195	164	1692	G166	-9945	164	1742	G66	-10695	164
1543	G464	-7710	289	1593	G364	-8460	289	1643	G264	-9210	289	1693	G164	-9960	289	1743	G64	-10710	289
1544	G462	-7725	164	1594	G362	-8475	164	1644	G262	-9225	164	1694	G162	-9975	164	1744	G62	-10725	164
1545	G460	-7740	289	1595	G360	-8490	289	1645	G260	-9240	289	1695	G160	-9990	289	1745	G60	-10740	289
1546	G458	-7755	164	1596	G358	-8505	164	1646	G258	-9255	164	1696	G158	-10005	164	1746	G58	-10755	164
1547	G456	-7770	289	1597	G356	-8520	289	1647	G256	-9270	289	1697	G156	-10020	289	1747	G56	-10770	
1548	G454	-7785	164	1598	G354	-8535	164	1648	G254	-9285	164	1698	G154	-10035	164	1748	G54	-10785	
1549	G452	-7800	289	1599	G352	-8550	289	1649	G252	-9300	289	1699	G152	-10050	289	1749	G52	-10800	289
1550	G450	-7815	164	1600	G350	-8565	164	1650	G250	-9315	164	1700	G150	-10065	164	1750	G50	-10815	164


Version: 0.06



No.	Name	Х	Υ
1751	G48	-10830	289
1752	G46	-10845	164
1753	G44	-10860	289
1754	G42	-10875	164
1755	G40	-10890	289
1756	G38	-10905	164
1757	G36	-10920	289
1758	G34	-10935	164
1759	G32	-10950	289
1760	G30	-10965	164
1761	G28	-10980	289
1762	G26	-10995	164
1763	G24	-11010	289
1764	G22	-11025	164
1765	G20	-11040	289
1766	G18	-11055	164
1767	G16	-11070	289
1768	G14	-11085	164
1769	G12	-11100	289
1770	G10	-11115	164
1771	G8	-11130	289
1772	G6	-11145	164
1773	G4	-11160	289
1774	G2	-11175	164
1775	DUMMY	-11190	289
1776	DUMMY	-11205	164
Alignmen	t mark -Left	-11300	-270
Alignment	mark -Right	11300	-270

Version: 0.06





Page 23 of 219 Version: 0.06





#### 6. Block Function Description

#### MCU System Interface

The ILI9486L supplies four kinds of MCU system interface with 8080-series parallel interface, 3-/4-line serial and RGB interface. The selection of the given interfaces are done by external IM [2:0] pins and shown as below:

IM2	IM1	IM0	Interface	Data Pin in Use
0	0	0	8080 18-bit bus interface	DB[17:0]
0	0	1	8080 9-bit bus interface	DB[8:0]
0	1	0	8080 16-bit bus interface	DB[15:0]
0	1	1	8080 8-bit bus interface	DB[7:0]
1	0	0	Prohibited	-
1	0	1	3-line SPI	SDA
1	1	0	Prohibited	
1	1	1	4-line SPI	SDA

ILI9486L has a 16-bit index register (IR), a 18-bit write-data register (WDR), and an 18-bit read-data register (RDR). The IR is the register to store index information from control registers and the internal GRAM. The WDR is the register to temporarily store data to be written to control registers and the internal GRAM. The RDR is the register to temporarily store data read from the GRAM. Data from the MPU to be written to the internal GRAM are first written to the WDR and then automatically written to the internal GRAM in internal operation. Data are read via the RDR from the internal GRAM. Therefore, invalid data are read out to the data bus when the ILI9486L read the first data from the internal GRAM. Valid data are read out after the ILI9486L performs the second read operation.

Register are written consecutively as the register execution time except starting oscillator takes 0 clock cycle.

	8080-Serie	s	0
D/CX	RDX	WRX	Operation
"L"	"H"		Write command
"H"		"H"	Read parameter
"H"	"H"	$\vdash$	Write parameter

#### Address Counter (AC)

The address counter (AC) gives an address to the internal GRAM. When the index of the register for setting a RAM address in the AC is written to the IR, the address information is sent from the IR to the AC. As writing data to the internal GRAM, the address in the AC is automatically updated plus or minus 1. The window address

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

Page 24 of 219 Version: 0.06





function enables writing data only in the rectangular area arbitrarily set by users on the GRAM.

#### Graphic RAM (GRAM)

The GRAM is graphics RAM storing bit-pattern data of 345,600 bytes with 18 bits per pixel, enabling a maximum 320(RGB) x480 dot graphic display.

#### **Grayscale Voltage Generating Circuit**

Grayscale voltage generating circuit generates a liquid crystal drive voltage, which corresponds to grayscale level set in the Gamma correction register. The ILI9486L can display 262k colors at the maximum.

#### **Power Supply Circuit**

The LCD drive power supply circuit generates the voltage levels as VREG1OUT, VGH, VGL and VCOM for driving TFT LCD panel.

#### **Timing Generating**

The timing generator generates timing signals for internal circuits such as the internal GRAM. The timing for display operation such as RAM read operation and the timing for internal operation such as RAM access by MPU is outputted separately so that they do not interfere with each other.

#### Oscillator

The ILI9486L incorporates RC oscillator circuit. The frame frequency is changeable by command settings.

#### **Panel Driver Circuit**

The liquid crystal display driver circuit consists of a 960-output source drivers (S1~S960) and a 480-output gate driver (G1~G480).

Page 25 of 219 Version: 0.06





### 7. Function Description

#### 7.1. MCU interfaces

ILI9486L provides the 18-/16-/9-/8-bit parallel system interface for 8080 series, and 3-/4-line serial system interface for serial data input. The input system interface is selected by external pins as IM [2:0] and the bit formal per pixel color order is selected by DBI [2:0] bits.

#### 7.1.1. MCU interface selection

The selection of a given interfaces are done by setting external pins IM [2:0] as show in the following table.

IM2	IM1	IM0	Interface	Data Pin in Use
0	0	0	8080 18-bit bus interface	DB[17:0]
0	0	1	8080 9-bit bus interface	DB[8:0]
0	1	0	8080 16-bit bus interface	DB[15:0]
0	1	1	8080 8-bit bus interface	DB[7:0]
1	0	0	Prohibited	-
1	0	1	3-line SPI	SDA
1	1	0	Prohibited	-
1	1	1	4-line SPI	SDA

Page 26 of 219 Version: 0.06





#### 7.1.2. 8080-Series Parallel Interface

ILI9486L can be accessed via 8-/9-/16-/18-bit MCU 8080-series parallel interface. The chip-select CSX (active low) is used to enable or disable ILI9486L chip. The RESX (active low) is an external reset signal. WRX is the parallel data write strobe, RDX is the parallel data read strobe and DB[17:0] is parallel data bus.

The MCU latches the input data at the rising edge of WRX signal. The D/CX is the signal of data/command selection. When D/CX='1', DB[17:0] bits are display RAM data or command parameters. When D/CX='0', D B[17:0] bits are commands.

The 8080-series bi-directional interface can be used for communication between the MCU controller and LCD driver chip. The selection of 8080-series parallel interface is shown as the table in the following.

IM2	IM1	IM0	MPU-Interface Mode	WRX	RDX	D/CX	Function
		0	8080 MCU 18-bit bus interface		"H"	"L"	Write command code.
0	0			"H"		"H"	Read internal status.
	0			ſ	"H"	"H"	Write parameter or display data.
				"H"	ſ	"H"	Reads parameter or display data.
	0	1	8080 MCU 9-bit bus interface	ſ	"H"	"L"	Write command code.
0				"H"		"H"	Read internal status.
				ſ	"H"	"H"	Write parameter or display data.
				"H"		"H"	Reads parameter or display data.
	1	0	8080 MCU 16-bit bus interface	Ţ	"H"	"L"	Write command code.
0				"H"		"H"	Read internal status.
				ſ	"H"	"H"	Write parameter or display data.
				"H"		"H"	Reads parameter or display data.
	1	1	8080 MCU 8-bit bus interface		"H"	"L"	Write command code.
0				"H"	ſ	"H"	Read internal status.
					"H"	"H"	Write parameter or display data.
				"H"	ſ	"H"	Reads parameter or display data.


Page 27 of 219 Version: 0.06




#### 7.1.2.1. Write Cycle Sequence

The WRX signal is driven from high to low then pulled back to high during the write cycle. The host processor provides information during the write cycle when the display module captures the information from host processor on the rising edge of WRX. When the D/CX signal is driven to low level, then input data on the interface is interpreted as command information. The D/CX signal also can be pulled high level when the data on the interface is RAM data or command parameter.

The following figure shows a write cycle for the 8080 MCU interface.



Note: WRX is an unsynchronized signal (It can be stopped)



Page 28 of 219 Version: 0.06







#### 7.1.2.2. Read Cycle Sequence

The RDX signal is driven from high to low then allowed to be pulled back to high during the read cycle. The display module provides information to the host processor during the read cycle while the host processor reads the display module information on the rising edge of RDX signal. When the D/CX signal is driven to low level, then input data on the interface is interpreted as internal status or parameter. The D/CX signal also can be pulled high level when the data on the interface is RAM data or command parameter.

The following figure shows the read cycle for the 8080 MCU interface.



Note: RDX is an unsynchronized signal (It can be stopped).



Note: Read Data is only valid when the D/CX input is pulled high. If D/CX is driven low during read then the display information outputs will be High-Z.

Page 29 of 219 Version: 0.06





#### 7.1.3. Serial Interface

The selection of this interface is done by IM [2:0] bits. Please refer to the Table in the following.


II	M2	IM1	IM0	MPU-Interface Mode	CSX	D/CX	SCL	Function
	1	0	1	3-line serial interface	"L"	-		Read/Write command, parameter or display data.
	1	1	1	4-line serial interface	"L"	"L"/"H"		Read/Write command, parameter or display data.

ILI9486L supplies 3-lines/ 9-bit and 4-line/8-bit bi-directional serial interfaces for communication between the host and ILI9486L. The 3-line serial mode consists of the chip enable input (CSX), the serial clock input (SCL) and serial data Input/Output (SDA). The 4-line serial mode consists of the Data/Command selection input (D/CX), chip enable input (CSX), the serial clock input (SCL) and serial data Input/Output (SDA) for data transmission. The data bus (D [17:0]) which are not used, must be leave these unused pins to open. Serial clock (SCL) is used for interface with MCU only, so it can be stopped when no communication is necessary.

#### 7.1.3.1. Write Cycle Sequence

The write mode of the interface means the host writes commands and data to ILI9486L. The 3-lines serial data packet contains a data/command select bit (D/CX) and a transmission byte. If D/CX is "low", the transmission byte is interpreted as a command byte. If D/CX is "high", the transmission byte is stored in the display data RAM (Memory write command), or command register as parameter.


Any instruction can be sent in any order to the ILI9486L and the MSB is transmitted first. The serial interface is initialized when CSX is high status. In this state, SCL clock pulse and SDA data are no effect. A falling edge on CSX enables the serial interface and indicates the start of data transmission. See the detail of data format for 3-/4-line serial interface.




Page 30 of 219 Version: 0.06




#### Data Format for 4-line Serial Interface



The host drives the CSX pin to low and starts by setting the D/CX bit on SDA. The bit is read by ILI9486L on the first rising edge of SCL signal. On the next falling edge of SCL, the MSB data bit (D7) is set on SDA by the host. On the next falling edge of SCL the next bit (D6) is set on SDA. If the optional D/CX signal is used, a byte is eight read cycle long. The 3/4-line serial interface writes sequence described in the Figure as below.






Page 31 of 219 Version: 0.06







#### 7.1.3.2. Read Cycle Sequence

The read mode of the interface means that the host reads register value from ILI9486L. The host has to send a command (Read ID or register command) and then the following byte is transmitted in the opposite direction. The ILI9486L samples the SDA (input data) at the rising edges of SCL (serial clock), but shifts SDA (output data) at falling edges of SCL (serial clock). After the read status command has been sent, the SDA line must be set to tri-state no later than at the falling edge of SCL of the last bit. The read mode has three types of transmitted command data (8-/24-/32-bit) according command code.









Page 32 of 219 Version: 0.06




#### 4-line Serial Protocol (for RDID1/RDID2/RDID3/0Ah/0Bh/0Ch/0Dh/0Eh/0Fh command: 8-bit read)



#### 4-line Serial Protocol (for RDDID command: 24-bit read)



#### 4-line Serial Protocol (for RDDST command: 32-bit read)




Page 33 of 219 Version: 0.06






#### 7.1.4. Data Transfer Break and Recovery

If there is a break in data transmission by RESX pulse, while transferring a Command or Frame Memory Data or Multiple Parameter command Data, before Bit D0 of the byte has been completed, then the driver will reject the previous bits and have reset the interface such that it will be ready to receive command data again when the chip select pin (CSX) is next activated after RESX have been High state.




If there is a break in data transmission by CSX pulse, while transferring a Command or Frame Memory Data or Multiple Parameter command Data, before Bit D0 of the byte has been completed, then the driver will reject the previous bits and have reset the interface such that it will be ready to receive the same byte re-transmitted when the chip select pin (CSX) is next activated.




If a two or more parameter command is being sent and a break occurs while sending any parameter before the last one and if the host then sends a new command rather than continue to send the remained parameters that was interrupted, then the parameters that were successfully sent are stored and the parameter where the break occurred is rejected. The interface is ready to receive next byte as shown below.

Page 34 of 219 Version: 0.06





If a two or more parameter command is being sent and a break occurs by the other command before the last one is sent, then the parameters that were successfully sent are stored and the other parameter of that command remains previous value.



Page 35 of 219 Version: 0.06






#### 7.1.5. Data Transfer Pause

It will be possible when transferring a Command, Frame Memory Data or Multiple Parameter Data to invoke a pause in the data transmission. If the Chip Select pin (CSX) is released after a whole byte of a Frame Memory Data or Multiple Parameter Data has been completed, then ILI9486L will wait and continue the Frame Memory Data or Parameter Data Transmission from the point where it was paused. If the Chip Select pin is released after a whole byte of a command has been completed, then the display module will receive either the command's parameters (if appropriate) or a new command when the Chip Select Line is next enabled as shown below.

This applies to the following 4 conditions:


- 1) Command-Pause-Command
- 2) Command-Pause-Parameter
- 3) Parameter-Pause-Command
- 4) Parameter-Pause-Parameter




Page 36 of 219 Version: 0.06



### 7.1.5.1. Serial Interface Pause



#### 7.1.5.2. Parallel Interface Pause



Page 37 of 219 Version: 0.06






#### 7.1.6. Data Transfer Mode

ILI9486L can provide four different kinds of color depth (8-bit/pixel, 9-bit/pixel, 16-bit/pixel and 18-bit/pixel) display data to the graphic RAM. The data format is described for each interface. Data can be downloaded to the Frame Memory by 2 methods.

#### 7.1.6.1. Method 1

The Image data is sent to the Frame Memory in the successive Frame writing, each time the Frame Memory is filled by image data, the Frame Memory pointer is reset to the start point and the next Frame is written.



#### 7.1.6.2. Method 2

Image Data is sent and at the end of each Frame Memory download, a command is sent to stop Frame Memory Writing. Then Start Memory Write command is sent, and a new Frame is downloaded.

Start						Stop	
Start Frame Memory Write	Image Data Frame 1	Any Command	Start Frame Memory Write	Image Data Frame 2	Any Command	 Any Command	

Note 1: These apply to all data transfer Color modes on both serial and parallel interfaces.

Note 2: The frame memory can contain both odd and even number of pixels for both methods. Only complete pixel data will be stored in the frame memory.

Page 38 of 219 Version: 0.06






#### 7.2. RGB Interface

#### 7.2.1. RGB Interface Selection

ILI9486L has the RGB interface and these interfaces can be selected by RCM bit. When RCM is set to "0", the DE mode is selected which utilizes VSYNC, HSYNC, DOTCLK, DE, D [17:0] pins; when RCM is set to "1", the SYNC mode is selected which utilizes which utilizes VSYNC, HSYNC, DOTCLK, D [17:0] pins. ILI9486 supports several pixel format that can be selected by DPI[3:0] bits in "Pixel Format Set (3Ah)" command. The selection of a given interfaces are done by DPI[3:0] as show in the following table.

RCM	ı	DPI[	2:0]		RGB Interface Mode	RGB Mode	Used Pins
0	0	1	1	0	18-bit RGB interface (262K colors)	DE Mode	VSYNC, HSYNC, DE, DOTCLK,D[17:0]
0	0	1	0	1	16-bit RGB interface (65K colors)	Valid data is determined by the DE signal	VSYNC, HSYNC, DE, DOTCLK,D[15:0]
1	0	1	1	0	18-bit RGB interface (262K colors)	SYNC Mode In SYNC mode, DE signal is ignored;	VSYNC, HSYNC, DOTCLK, D[17:0]
1	0	1	0	1	16-bit RGB interface (65K colors)	blanking porch is determined by B5h command.	VSYNC, HSYNC, DOTCLK, D[15:0]



Pixel clock (DOTCLK) is running all the time without stopping and it is used to entering VSYNC, HSYNC, ENABLE and DB[17:0] states when there is a rising edge of the DOTCLK. The DOTCLK can not be used as continues internal clock for other functions of the display module.

Vertical synchronization (VSYNC) is used to tell when there is received a new frame of the display. This is low enable and its state is read to the display module by a rising edge of the DOTCLK signal.

Horizontal synchronization (HSYNC) is used to tell when there is received a new line of the frame. This is low enable and its state is read to the display module by a rising edge of the DOTCLK signal.


Data Enable (ENABLE) is used to tell when there is received RGB information that should be transferred on the display. This is a high enable and its state is read to the display module by a rising edge of the DOTCLK signal. DB[17:0] are used to tell what is the information of the image that is transferred on the display (When

Page 39 of 219 Version: 0.06





ENABLE= '0' (low) and there is a rising edge of DOTCLK). DB[17:0] can be '0' (low) or '1' (high). These lines are read by a rising edge of the DOTCLK signal. In RGB interface modes, the input display data is written to GRAM first then outputs corresponding source voltage according the gray data from GRAM.




Page 40 of 219 Version: 0.06





### 7.2.2. RGB Interface Timing

The timing chart of 18-/16-bit RGB interface mode is shown as below.



VLW: VSYNC Low Width HLW: HSYNC Low Width

DTST : Data Transfer Startup Time

Note 1: The DE signal is not needed when RGB interface SYNC mode is selected.

Note 2: VSPL='0', HSPL='0', DPL='0' and EPL='0' of "Interface Mode Control (B0h)" command.

Page 41 of 219 Version: 0.06






### 7.3. CABC (Content Adaptive Brightness Control)

ILI9486L provides a dynamic backlight control function as CABC (Content adaptive brightness control) to reduce the power consumption of the luminance source. ILI9486L will refer the gray scale content of display image to output a PWM waveform to LED driver for backlight brightness control. Content adaptation means that the content of gray sale can be increased while simultaneously lowering brightness of the backlight to achieve the same perceived brightness. The adjusted gray level scale and thus the power consumption reduction depend on the content of the image.

ILI9486L can calculate the backlight brightness level and send a PWM pulse to LED driver via PWM\_OUT pin for backlight brightness control purpose. The PWM frequency can be adjusted by PWM\_DIV parameters and the calculating equation as below:


$$f_{PWM\_OUT} = \frac{18MHz}{(PWM\_DIV[7:0]+1)\times255}$$

The figure in the following is the basic timing diagram which is applied ILI9486L to control LED driver.



### **Display Backlight Dimming Control**

A dimming function (how fast to change the brightness from old to new level and what are brightness levels during the change) is used when changing from brightness level to another. This dimming function curve is the same in increment and decrement directions. The basic idea is described below.



Dimming function can be enabled and disabled. See command "Write CTRL Display(53h), bit3(DD) for more information.

Page 42 of 219 Version: 0.06






### **Dimming Requirment**

Dimming function in the display module should be implemented so that 400 – 600ms is used for the transition between the original brightness value and the target brightness value. The transferring time steps between these two brightness values are equal making the transition linear.

The dimming function is working similarly in both upward and downward directions. An upward example is illustrated below.




Page 43 of 219 Version: 0.06





### 7.4. Display Data RAM (DDRAM)

The ILI9486L has an integrated 320x480x18-bit graphic type static RAM. This 345,600-byte memory allows storing a 320xRGBx480 image with an 18-bit resolution (262K-color). There will be no abnormal visible effect on the display when there is a simultaneous Panel Read and Interface Read or Write to the same location of the Frame Memory.



Page 44 of 219 Version: 0.06






### 7.5. Display Data Format

ILI9486L supplies 18-/16-/9-/8-bit parallel MCU interface with 8080-series and 3-/4-line serial interface and 16-/18-bit parallel RGB interface. The parallel MCU interface and serial interface mode can be selected by external pins IM [2:0].


#### 7.5.1. 3-line Serial Interface

The 3-line/9-bit serial bus interface of ILI9486L can be used by setting external pin as IM [2:0] to "101". The figure in the following is the example of interface with 8080 microcomputer system interface.



In 3-line serial interface, different display data formats are available for two color depths supported by the LCM listed below.

- -8 colors, RGB 1, 1, 1 -bits input
- -262k colors, RGB 6, 6, 6 -bits input.



Note 1: The pixel data with 16-bit color depth information.

Note 2: The most significant bits are: Rx4, Gx5 and Bx4.


Note 3: The least significant bits are: Rx0, Gx0 and Bx0.

Note 4: '-'= Don't care - Leave these pins to Open.


Page 45 of 219 Version: 0.06







- Note 1: The pixel data with 18-bit color depth information.
- Note 2: The most significant bits are: Rx5, Gx5 and Bx5.
- Note 3: The least significant bits are : Rx0, Gx0 and Bx0.
- Note 4: '-'= Don't care Leave these pins to Open.



Note 1: '-'= Don't care - Leave these pins to Open.


Page 46 of 219 Version: 0.06






#### 7.5.2. 4-line Serial Interface

The 4-line/8-bit serial bus interface of ILI9486L can be used by setting external pin as IM [2:0] to "111". The figure in the following is the example of interface with 8080 microcomputer system interface.



In 4-line serial interface, different display data formats are available for two color depths supported by the LCM listed below.

- -8 colors, RGB 1, 1, 1 -bits input.
- -262k colors, RGB 6, 6, 6 -bits input.




Note: '-'= Don't care - Leave these pins to Open.

Page 47 of 219 Version: 0.06






### 18 bit/pixel color order (R:6-bit, G:6-bit, B:6-bit), 262,144 colors



- Note 1: The pixel data with 18-bit color depth information.
- Note 2: The most significant bits are: Rx5, Gx5 and Bx5.
- Note 3: The least significant bits are: Rx0, Gx0 and Bx0.
- Note 4: '-'= Don't care Leave these pins to Open.

#### Read data through 4-line SPI mode





Note 1: '-'= Don't care - Leave these pins to Open.

Page 48 of 219 Version: 0.06





#### 7.5.3. 8-bit Parallel MCU Interface

The 8080-system 8-bit parallel bus interface of ILI9486L can be used by setting external pin as IM [2:0] to "011". The figure in the following is the example of interface with 8080 microcomputer system interface.

MPU

CSX
D/CX
WRX
RDX
DB[7:0]
DB[17:8]

Different display data formats are available for two color depths supported by listed below.


- 65K-Colors, RGB 5, 6, 5 -bits input data.
- 262K-Colors, RGB 6, 6, 6 -bits input data.

Page 49 of 219 Version: 0.06





### 7.5.3.1. 8-bit Data Bus for 16-bit/pixel (RGB 5-6-5 bits input), 65K-color



Note 1: The data order is as follows, MSB=D7, LSB=D0 and picture data is MSB=Bit 5, LSB=Bit 0 for Green data and MSB=Bit 4, LSB=Bit0 for Red and Blue data.

Note 2: 2-times transfer is used to transmit 1 pixel data with the 16-bits color depth information.


Note 3: '-'= Don't care - Leave these pins to Open.

Page 50 of 219 Version: 0.06





### 7.5.3.2. 8-bit Data Bus for 18-bit/pixel (RGB 6-6-6 bits input), 262K-color



Note 1: The data order is as follows, MSB=D7, LSB=D0 and picture data is MSB=Bit 5, LSB=Bit 0 for Green, Red and Blue data.

Note 2: 3-times transfer is used to transmit 1 pixel data with the 18-bits color depth information.

Note 3: '-'= Don't care - Leave these pins to Open.


Page 51 of 219 Version: 0.06





#### 7.5.4. 9-bit Parallel MCU Interface

The 8080-system 9-bit parallel bus interface of ILI9486L can be used by setting external pin as IM [2:0] to "001". The figure in the following is the example of interface with 8080 microcomputer system interface.



Note 1: The data order is as follows, MSB=D8, LSB=D0 and picture data is MSB=Bit 5, LSB=Bit 0 for Green, Red and Blue data.

Note 2: 2-times transfer is used to transmit 1 pixel data with the 18-bits color depth information.

Note 3: '-'= Don't care - Leave these pins to Open.

Page 52 of 219 Version: 0.06






#### 7.5.5. 16-bit Parallel MCU Interface

The 8080-system 16-bit parallel bus interface of ILI9486L can be used by setting external pin as IM [2:0] to "010".

The figure in the following is the example of interface with 8080 microcomputer system interface.



Different display data formats are available for two colors depth supported by listed below.


- 65K-Colors, RGB 5, 6, 5 -bits input data.
- 262K-Colors, RGB 6, 6, 6 -bits input data.

Page 53 of 219 Version: 0.06





### 7.5.5.1. 16-bit Data Bus for 16-bit/pixel (RGB 5-6-5 bits input), 65K-color




- Note 1: The data order is as follows, MSB=D15, LSB=D0 and picture data is MSB=Bit 5, LSB=Bit 0 for Green data and MSB=Bit 4, LSB=Bit0 for Red and Blue data.
- Note 2: 1-times transfer is used to transmit 1 pixel data with the 16-bits color depth information.
- Note 3: '-'= Don't care Leave these pins to Open.

Page 54 of 219 Version: 0.06





### 7.5.5.2. 16-bit Data Bus for 18-bit/pixel (RGB 6-6-6 bits input), 262K-color



Note 1: The data order is as follows, MSB=D15, LSB=D0 and picture data is MSB=Bit 5, LSB=Bit 0 for Green, Red and Blue data.

Note 2: 2-times transfer is used to transmit 1 pixel data with the 18-bits color depth information.

Note 3: '-'= Don't care - Leave these pins to Open.

Page 55 of 219 Version: 0.06






#### 7.5.6. 18-bit Parallel MCU Interface

The 8080-system 18-bit parallel bus interface of ILI9486L can be used by setting external pin as IM [2:0] to "000".

The figure in the following is the example of interface with 8080 microcomputer system interface.



Different display data formats are available for one color depth only supported by listed below.


- 262K-Colors, RGB 6, 6, 6 -bits input data.

Page 56 of 219 Version: 0.06





### 7.5.6.1. 18-bit Data Bus for 18-bit/pixel (RGB 6-6-6 bits input), 262K-color



Note 1: The data order is as follows, MSB=D17, LSB=D0 and picture data is MSB=Bit 5, LSB=Bit 0 for Green and MSB=Bit4. LSB=Bit0 for Red and Blue data.

Note 2: 1-times transfer is used to transmit 1 pixel data with the 16-bits color depth information.

Note 3: '-'= Don't care – Leave these pins to Open.

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.


Page 57 of 219 Version: 0.06






#### 7.5.7. 16-bit Parallel RGB Interface

The 16-bit RGB interface is selected by setting the DPI[2:0] bits to "101". The display operation is synchronized with VSYNC, HSYNC and DOTCLK signals. The display data are transferred to the internal GRAM in synchronization with the display operation via 16-bit RGB data bus (D[15:0]). Both D17 and D16 pins must be left to OPEN for ensure normally operation. Registers can be set by the system interface.



#### 7.5.8. 18-bit Parallel RGB Interface

The 18-bit RGB interface is selected by setting the DPI[2:0] bits to "110". The display operation is synchronized with VSYNC, HSYNC and DOTCLK signals. The display data are transferred to the internal GRAM in synchronization with the display operation via 18-bit RGB data bus (DB[17:0]) according to the data enable signal (ENABLE). Registers can be set by the system interface.




Page 58 of 219 Version: 0.06





### 7.6. Z-inversion

The ILI9486L supports Z-inversion for reduce power consumption. The Zigzag can decrease the switching frequency, relative to the magnitude of the display power consumption, and the switching level. This method will have a addendum data line after the last data line.




Page 59 of 219 Version: 0.06





### 7.8.1 Z-inversion concept

The Zigzag method uses the same polarity of data line of the column inversion to show out the 1-dot inversion.



Page 60 of 219 Version: 0.06





### 7.8.2 Z-inversion Odd/Even Gate data input method

Gate\_Odd line: using the normally data input mode and put on the R, G, B date to sub-pixel R, G, B respectively. Gate\_Even line: put on the G, B, R data to sub-pixel R, G, B respectively.



Page 61 of 219 Version: 0.06





### 7.8.3 Z-inversion data input method

The driving panel display method is that added the one sub pixel at the Gate\_Even shift the data output.

Red	Data #1	Data # 2	Data #3	Data #4	Data #5	Data # 6
Gate_Odd	R	G	В	R	G	В
Gate_Even	R	G	В	R	G	В
Gate_Odd	R	G	В	R	G	В
Gate_Even	R	G	В	R	G	В

Data # 955	Data # 956	Data # 957	Data # 958	Data # 959	Data # 960	Data Option
R	G	В	R	G	В	
R	G	В	R	G	В	
R	G	В	R	G	В	
R	G	В	R	G	В	

Green	Data # 1	Data #2	Data #3	Data #4	Data #5	Data # 6
Gate_Odd	R	G	В	R	G	В
Gate_Even	R	G	В	R	G	В
Gate_Odd	R	G	В	R	G	В
Gate_Even	R	G	В	R	G	В

Data # 955	Data # 956	Data # 957	Data # 958	Data # 959	Data # 960	Data Option
R	G	В	R	G	В	
R	G	В	R	G	В	
R	G	В	R	G	В	
R	G	В	R	G	В	

Blue	Data #1	Data # 2	Data #3	Data #4	Data #5	Data # 6
Gate_Odd	R	G	В	R	G	В
Gate_Even	R	G	В	R	G	В
Gate_Odd	R	G	В	R	G	В
Gate_Even	R	G	В	R	G	В

Data # 955	Data # 956	Data # 957	Data # 958	Data # 959	Data # 960	Data Option
R	G	В	R	G	В	
R	G	В	R	G	В	
R	G	В	R	G	В	
R	G	В	R	G	В	

Page 62 of 219 Version: 0.06






### 7.8.3.1 Z-inversion RED Data display

The below figure is normally panel driving method for Red data input. For driving Red pattern, the Red and Blue sub pixel will light up line by line when the data signal input.

Input Data Signal


	Data #1	Data #2	Data #3	Data #4	Data #5	Data #6	Data # 955	Data #956	Data #957	Data # 958	Data #959	Data #960	Data Option
Gate_Odd	R	G	В	R	G	В	R	G	В	R	G	В	
Gate_Even	R	G	В	R	G	В	 R	G	В	R	G	В	
Gate_Odd	R	G	В	R	G	В	R	G	В	R	G	В	
Gate_Even	R	G	В	R	G	В	R	G	В	R	G	В	



The below figure is Z-inversion panel driving method. The panel will be drive by the Red data input of the Gate\_Odd and the Green data input of the Gate\_Even.

#### Input Data Signal





Page 63 of 219 Version: 0.06






### 7.8.3.2 Z-inversion GREEN Data display

The below figure is normally panel driving method for Green data input. For driving Green pattern, the Green and Red sub pixel will light up line by line when the data signal input.


Input Data Signal






The below figure is Z-inversion panel driving method. The panel will be drive by the Green data input of the Gate\_Odd and the Blue data input of the Gate\_Even.

Input Data Signal





Page 64 of 219 Version: 0.06






### 7.8.3.3 Z-inversion BLUE Data display

The below figure is normally panel driving method for Blue data input. For driving Blue pattern, the Blue and Green sub pixel will light up line by line when the data signal input.


#### Input Data Signal


	Data #1	Data # 2	Data #3	Data # 4	Data #5	Data #6	Data # 955	Data # 956	Data # 957	Data # 958	Data # 959	Data # 960	Data Option
Gate_Odd	R	G	В	R	G	В	R	G	В	R	G	В	
Gate_Even	R	G	В	R	G	В	 R	G	В	R	G	В	
Gate_Odd	R	G	В	R	G	В	 R	G	В	R	G	В	
Gate_Even	R	G	В	R	G	В	R	G	В	R	G	В	
Gate_Even	R	G	В	R	G	В	R	G	В	R	G	В	



The below figure is Z-inversion panel driving method. The panel will be drive by the Blue data input of the Gate\_Odd and the Red data input of the Gate\_Even.

### Input Data Signal





Page 65 of 219 Version: 0.06





### 8. Command

### 8.1. Command List

Regular Command Set													
Command Function	D/CX	RDX	WRX	D[15:8]	D7	D6	D5	D4	D3	D2	D1	D0	Hex
NOP	0	1	1	XXXXXXX	0	0	0	0	0	0	0	0	00h
Soft Reset	0	1	1	XXXXXXX	0	0	0	0	0	0	0	1	01h
	0	1	<b>↑</b>	XXXXXXX	0	0	0	0	0	1	0	0	04h
	1	^	1	XXXXXXXX	Х	Х	Х	Х	Х	Х	Х	Х	XX
Read display identification	1	^	1	XXXXXXXX				ID1	l	, ,	1 2 1		XX
information	1	<b>^</b>	1	XXXXXXXX				ID2					XX
	1	1	1	XXXXXXXX				ID3	1 1		1 0 1		XX
Read Number of the Errors on	0		1	XXXXXXXX	0	0	0	0	0	1	0	1	05h
DSI	1		1	XXXXXXXX	Х	Χ	Χ	X	X	Х	Χ	Χ	XX
	0	· •	1	XXXXXXXX	0	0	0	P[7 0	-	0	0	1	09h
	1		1	XXXXXXXX	X	X	0 X	X	1 X	0 X	X	X	XX
	1	<u> </u>	1	XXXXXXXX		^	_ ^	D[31		^	^		XX
Read Display Status	1	<u> </u>	1	XXXXXXXX				D[31					XX
	1	1	1	XXXXXXXX				D[20					XX
	1	1	1	XXXXXXXX				D[7					XX
	0	<u> </u>	1	XXXXXXXX	0	0	0	0	1	0	1	0	0Ah
Read Display Power Mode	1	^	1	XXXXXXXX	X	X	X	X	X	X	X	X	XX
ricad Biopiay i ower wiede	1	1	1	XXXXXXXX				7:2]			0	0	XX
	0	1	1	XXXXXXXX	0	0	0	0	1	0	1	1	0Bh
Read Display MADCTL	1	^	1	XXXXXXXX	X	X	X	X	X	X	X	X	XX
ricua Biopiay WintBorE	1	<u> </u>	1	XXXXXXXX				7:2]			0	0	XX
	0	<u> </u>	1	XXXXXXXX	0	0	0	0	1	1	0	0	0Ch
Read Pixel Format	1	1	1	XXXXXXXX	X	X	X	X	X	X	X	X	XX
rioda i ixori omiat	1	1	1	XXXXXXXX		DPI			0		DBI[2:0]		XX
	0	<u> </u>	1	XXXXXXXX	0	0	0	0	1	1	0	1	0Dh
Read Display Image Mode	1	<u> </u>	1	XXXXXXXX	X	X	X	X	X	X	X	X	XX
rioda Biopiay imago wodo	1	1	1	XXXXXXXX				D[7					XX
	0	1	1	XXXXXXXX	0	0	0	0	1	1	1	0	0Eh
Read Display signal Mode	1	1	1	XXXXXXXX	X	X	X	X	X	X	X	X	XX
rious Eropius, eignamines	1	1	1	XXXXXXXX	D7	D6	D5	D4	D3	D2	D1	D0	XX
	0	^	1	XXXXXXXX	0	0	0	0	1	1	1	1	0Fh
Read Display Self-Diagnostic	1	^	1	XXXXXXXX	X	X	X	X	X	X	X	Χ	XX
Result	1	^	1	XXXXXXXX	D7	D6	0	0	0	0	0	D0	XX
Sleep IN	0	1	1	XXXXXXXX	0	0	0	1	0	0	0	0	10h
Sleep OUT	0	1	1	XXXXXXXX	0	0	0	1	0	0	0	1	11h
Partial Mode ON	0	1	Ŷ	XXXXXXXX	0	0	0	1	0	0	1	0	12h
Normal Display Mode ON	0	1	1	XXXXXXXX	0	0	0	1	0	0	1	1	13h
Display Inversion OFF	0	1	1	XXXXXXXX	0	0	1	0	0	0	0	0	20h
Display Inversion ON	0	1	1	XXXXXXXX	0	0	1	0	0	0	0	1	21h
Display OFF	0	1	1	XXXXXXXX	0	0	1	0	1	0	0	0	28h
Display ON	0	1	1	XXXXXXXX	0	0	1	0	1	0	0	1	29h
	0	1	1	XXXXXXXX	0	0	1	0	1	0	1	0	2Ah
	1	1	1	XXXXXXXX		•	•	SC[1	15:8]	•			XX
Column Address Set	1	1	1	XXXXXXXX				SC[					XX
	1	1	1	XXXXXXXX				EC[1					XX
	1	1	1	XXXXXXXX				EC[					XX
	0	1	1	XXXXXXXX	0	0	1	0	1	0	1	1	2Bh
	1	1	1	XXXXXXX		•	•	SP[1	5:8]	•			XX
Page Address Set	1	1	1	XXXXXXX				SP[					XX
<b>5</b>	1	1	<b>↑</b>	XXXXXXXX				EP[1					XX
	1	1	1	XXXXXXXX				EP[					XX
	0	1	1	XXXXXXXX	0	0	1	0	1	1	0	0	2Ch
	1	1	1		-			[15:0]			1	-	XX
Memory Write	1	1	1					[15:0]					XX
	1	1	1					[15:0]					XX
		<del>- : -</del>	<u> </u>										2Eh
Memory Read	0	î	1	XXXXXXXX	0	0	1	0	1	1	1	0	2En :

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

Page 66 of 219 Version: 0.06





	1	1	1				D11	[15:0]					XX
	1	1	1					[15:0]					XX
	1	1	1					[15:0]					XX
	1	1	1	XXXXXXXX				Pn[	7:0]				XX
	0	1	1	XXXXXXXX	0	0	1	1	0	0	0	0	30h
	1	1	^	XXXXXXXX				SR[	15:8]			•	XX
Partial Area	1	1	1	XXXXXXXX				SR					XX
	1	1	^	XXXXXXXX				ER[					XX
	1	1	^	XXXXXXXX				ERI					XX
	0	1	1	XXXXXXXX	0	0	1	1	0	0	1	1	33h
	1	1	1	XXXXXXXX				TFA[	15:81		1		XX
	1	1	1	XXXXXXXX				TFA					XX
Vertical Scrolling Definition	1	1	1	XXXXXXXX				VSA					XX
	1	1	1	XXXXXXXX				VSA					XX
	1	1	<u> </u>	XXXXXXXX				BFA					XX
	1	1	<u> </u>	XXXXXXXX				BFA					XX
Tearing Effect Line OFF	0	1	<u> </u>	XXXXXXXX	0	0	1	1	0	1	0	0	34h
Tearing Effect Line ON	0	1	<u> </u>	XXXXXXXX	0	0	1	1	0	1	0	1	35h
	0	1	<u> </u>	XXXXXXXX	0	0	1	1	0	1	1	0	36h
Memory Access Control	1	1	<b>*</b>	XXXXXXXX	MY	MX	MV	ML	BGR	MH	X	X	XX
	0	1	<b>*</b>	XXXXXXXX	0	0	1	1	0	1	1	1	37h
Vertical Scrolling Start Address	1	1	<u> </u>	XXXXXXXX	- 0	-		VSP					XX
Vertical deroiling Gtart Address	1	1	<u> </u>	XXXXXXXX				VSP					XX
Idle Mode OFF	0	1	*	XXXXXXXX	0	0	1	1	1	0	0	0	38h
Idle Mode ON	0	1	<u> </u>	XXXXXXXX	0	0	1	1	1	0	0	1	39h
idle Mode ON	0	1	, ,	XXXXXXXX	0	0	1	1	1	0	1	0	3Ah
Interface Pixel Format	1	1	, ,	XXXXXXXX	0	U	DPI[6:4]	ı	0	U	DBI[2:0]	U	XX
	0	1		XXXXXXXX	0	0	DF1[6.4]	1	1	1	0 0	0	
	1	1	*	^^^^	U	U	l l	•	'	l I	U	U	3Ch XX
Memory Write Continue			*					[15:0]					XX
-	1	1						[15:0]					
	1	1	1	20000000		0		[15:0]					XX
·	0	T	1	XXXXXXXX	0	0	1	1	1	1	1	0	3Eh
	1	T	1	XXXXXXXX	Χ	Χ	X	X	Х	Χ	X	Х	XX
Memory Read Continue	1	1	1					[15:0]					XX
·	1	T	1					[15:0]					XX
	1	Ĩ	1	10000000				[15:0]			1 -		XX
	0	1	Ť	XXXXXXXX	0	1	0	0	0	1	0	0	44h
Write Tear Scan line	1	1	Î	XXXXXXXX				N[1					XX
	1	1	Î	XXXXXXXX			1 .	N[7			1 -		XX
	0	Î	1	XXXXXXXX	0	1	0	0	0	1	0	1	45h
Read Tear Scan Line	1	Ť	1	XXXXXXXX	Х	Х	Χ	Х	Х	X	X	X	XX
	1	Î	1	XXXXXXXX				N[1					XX
	1	Î	1	XXXXXXXX				N[7			1	1	XX
Write Display Brightness value	0	1	Î	XXXXXXXX	0	1	0	1	0	0	0	1	51h
Time Display Dilgimises Talas	1	1	1	XXXXXXXX			1	DBV	[7:0]		1	1	XX
	0	1	1	XXXXXXXX	0	1	0	1	1	0	1	0	52h
Read Display Brightness Value	1	<u> </u>	1	XXXXXXXX	X	Χ	Х	Х	X	X	X	Χ	XX
	1	1	1	XXXXXXXX				DBV	[7:0]			ı	XX
Write CTRL Display value	0	1	1	XXXXXXXX	0	1	0	1	0	0	1	1	53h
This of the Biopiay value	1	1	1	XXXXXXXX	0	0	BCTRL	0	DD	BL	0	0	XX
	0	1	1	XXXXXXXX	0	1	0	1	0	1	0	0	54h
Read CTRL Display value	1	1	1	XXXXXXXX	Χ	Χ	X	Χ	X	Х	X	Χ	XX
	1	1	1	XXXXXXX	0	0	BCTRL	0	DD	BL	0	0	XX
Write Content Adaptive	0	1	1	XXXXXXXX	0	1	0	1	0	1	0	1	55h
Brightness Control value	1	1	<u></u>	XXXXXXXX	0	0	0	0	0	0	C[1	[0:1	XX
Dood Content Adenthus	0	1	1	XXXXXXXX	0	1	0	1	0	1	1	0	56h
Read Content Adaptive	1	1	1	XXXXXXXX	Х	Х	Х	Х	Х	Х	Х	Х	XX
Brightness Control value	1	1	1	XXXXXXXX	0	0	0	0	0	0	C[1	[0:	XX
Write CABC Minimum	0	1	1	XXXXXXXX	0	1	0	1	1	1	1	0	5Eh
Brightness	1	1	1	XXXXXXXX		1		CMB	[7:0]	•	•		XX
	0	1	<u> </u>	XXXXXXXX	0	1	0	1	1	1	1	1	5Fh
	-	<u> </u>	<del>- '-</del>			X	X	X	X				XX
Read CABC Minimum	1	<b>^</b>	1	XXXXXXXX	Х	X	_ ^	X		X	X	Х	
Read CABC Minimum Brightness	1	↑ ↑	1	XXXXXXXXX	Χ	Χ	^			X	Χ	Х	
	1 1 0	↑ ↑ 1	1 1	XXXXXXXX	1 X	0	1	CMB 0		0	1 1	0 X	XX

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

Page 67 of 219

Version: 0.06





	1	1	1	XXXXXXX	FCS[7:0] X									
	0	1	1	XXXXXXX	1	0	1	0	1	1	1	1	AFh	
Read Continue Checksum	1	1	1	XXXXXXX	Χ	Х	Χ	Х	Х	Х	Χ	Х	XX	
	1	1	1	XXXXXXXX	CCS[7:0]									
	0	1	1	XXXXXXXX	1	1	0	1	1	0	1	0	DAh	
Read ID1	1	1	1	XXXXXXXX	Χ	Χ	Χ	Χ	Χ	Х	Χ	Х	XX	
	1	1	1	XXXXXXXX		ID1[7:0]								
	0	1	1	XXXXXXXX	1	0	1	0	1	0	1	1	DBh	
Read ID2	1	1	1	XXXXXXXX	Χ	X	Х	Х	Х	Х	X	Х	XX	
	1	1	1	XXXXXXXX				ID2[	7:0]				XX	
	0	1	1	XXXXXXXX	1	0	1	0	1	1	0	0	DCh	
Read ID3	1	1	1	XXXXXXX	Χ	Х	Х	Х	Х	Х	Х	Х	XX	
	1	1	1	XXXXXXX				ID3[	7:0]				XX	

Extended Command Set	1													
Command Function	D/CX	RDX	WRX	D[15:8]	D7	D6	D5	D4	D3	D2	D1	D0	Hex	
Interface Mode Control	0	1	1	XXXXXXXX	1	0	1	1	0	0	0	0	B0ł	
Interface Mode Control	1	1	1	XXXXXXXX	SDA_EN	0	0	0	VSPL	HSPL	DPL	EPL	XX	
Frame Rate Control (In Normal	0	1	1	XXXXXXXX	1	0	1	1	0	0	0	1	B1h	
Mode/Full Colors )	1	1	1	XXXXXXX		FRS[3	3:0]		0	0	DIVA	[1:0]	XX	
Wode/Fall Golors/	1	1	1	XXXXXXX	0	0	0			RTNA	[4:0]	_	XX	
Frame Rate Control (In Idle	0	1	1	XXXXXXXX	1	0	1	1	0	0	1	0	B2ł	
Mode/8 colors )	1	1	1	XXXXXXXX	0	0	0	0	0	0	DIVB	[1:0]	XX	
Wode/o colors /	1	1	1	XXXXXXXX	0	0 0 0 RTNB[4:0]							XX	
Frame Rate Control (In Partial	0	1	1	XXXXXXX	1	0	1	1	0	0	1	1	B3ł	
Mode/Full colors )	1	1	1	XXXXXXXX	0	0	0	0	0	0	DIV	C[1:0]	XX	
Widde/Full Colors /	1	1	1	XXXXXXX	0 0 0 RTN[4:0]						•	XX		
Diapley Inversion Control	0	1	1	XXXXXXXX	1	0	1	1	0	1	0	0	B4h	
Display Inversion Control	1	1	1	XXXXXXXX	0	0	0	ZINV	0	0	DIN	/[1:0]	XX	
	0	1	1	XXXXXXXX	1	0	1	1	0	1	0	1	B5h	
	1	1	1	XXXXXXXX				١	VFP[7:0]				XX	
Blanking Porch Control	1	1	1	XXXXXXX		VBP[7:0]								
	1	1	1	XXXXXXXX	0	0	0		HFP[4:0]					
	1	1	1	XXXXXXXX				ŀ	HBP[7:0]				XX	
	0	1	1	XXXXXXXX	1	0	1	1	0	1	1	0	B6h	
Display Function Control	1	1	1	XXXXXXXX	BYPASS	0	RM	DM	PT	G[1:0]	PT	[1:0]	XX	
	1	1	1	XXXXXXXX	0	GS	SS	SM		19	SC[3:0]		XX	
	1	1	1	XXXXXXX	0 0 NL[5:0]						•	XX		
Fatar Mada Cat	0	1	1	XXXXXXXX	1	0	1	1	0	1	1	1	B7h	
Entry Mode Set	1	1	1	XXXXXXXX	EPF[1:0	0]	0	0	DSTB	GON	DTE	GAS	XX	
	0	1	1	XXXXXXXX	1	1	0	0	0	0	0	0	C0h	
Power Control 1	1	1	1	XXXXXXX	0	0	0			VRH1[4:0]				
	1	1	1	XXXXXXX	0	0	0			VRH2	[4:0]		XX	
	0	1	1	XXXXXXX	1	1	0	0	0	0	0	1	C1h	
Power Control 2	1	1	<b>↑</b>	XXXXXXX	0	0	0	0	0		BT[2:0]		XX	
	1	1	1	XXXXXXX	0	0	0	0	0		VC[2:0]		XX	
Devices Occupant of O	0	1	<b>↑</b>	XXXXXXX	1	1	0	0	0	0	1	0	C2h	
Power Control 3	1	1	1	XXXXXXX	0		DCA1[2:	:0]	0		DCA0[2:0]		XX	
Develop Construct A	0	1	1	XXXXXXX	1	1	0	0	0	0	1	1	C3h	
Power Control 4	1	1	1	XXXXXXX	0		DCB1[2:	:0]	0		DCB0[2:0]		XX	
Danier Oantral 5	0	1	<b>↑</b>	XXXXXXX	1	1	0	0	0	1	0	0	C4ł	
Power Control 5	1	1	1	XXXXXXX	0		DCC2[2:	:0]	0		DCC0[2:0]		XX	
	0	1	1	XXXXXXX	1	1	0	0	0	1	0	1	C5ł	
	1	1	1	XXXXXXX	0	0	0	0	0	0	0	nVM	XX	
VCOM Control 1	1	1	1	XXXXXXX				VCN	л_REG[7	7:0]			XX	
	1	1	1	XXXXXXX	VCM_REG_EN	0	0	0	0	0	0	0	XX	
	1	1	1	XXXXXXX				VCI	и_OUT[7	<b>'</b> :0]			XX	
CABC Control 1	0	1	<b>↑</b>	XXXXXXX	1	1	0	0	0	1	1	0	C6ł	

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

Page 68 of 219

Version: 0.06





					nesolutio					1				
	1 1 ↑ XXXXXXXX SCD_VLINE[7:0]												XX	
	1	1	1	XXXXXXX	0	0	0	0	0	S	CD_VLINE[1	0:8]	XX	
	0	1	1	XXXXXXX	1	1	0	0	1	0	0	0	C8h	
CABC Control 2	1	1	1	XXXXXXX	0	0	0	0	0	LEDONR	LEDONPOL	PWMPOL	XX	
	1	1	1	XXXXXXX				PW	M_DIV[7	7:0]			XX	
	0	1	1	XXXXXXXX	1	1	0	0	1	0	0	1	C9h	
CABC Control 3	1	1	1	XXXXXXX	THE	RES M	OV[3:0]			THRE	S_STILL[3:0]		XX	
	0	1	1	XXXXXXXX	1	1	0	0	1	0	1	0	CAh	
CABC Control 4	1	1	1	XXXXXXXX	0	0	0	0	-		ES_UI[3:0]		XX	
	0	1	^	XXXXXXXX	1	1	0	0	1	0	1	1	CBh	
CABC Control 5	1	1	^	XXXXXXXX		H_MO					_STILL[3:0]		XX	
	0	1	1	XXXXXXXX	1	1	0	0	1	1	0	0	CCh	
CABC Control 6	1	1	^	XXXXXXXX	0	0	0	0		<u> </u>	H_UI[3:0]	0	XX	
		1	<u> </u>		1	1	0	0	1	1	0	1	CDh	
CABC Control 7	0			XXXXXXXX		1				DIM_STILL[2:0]				
	1	1		XXXXXXXX	0		IM_MO\		0				XX	
CABC Control 8	0	1	Ţ	XXXXXXXX	1 -	1 1	0	0	1	1	1 1	0	CEh	
	1	1	T	XXXXXXXX	D	IM_MI	N[3:0]	1	0		DIM_UI[2:0	)]	XX	
CABC Control 9	0	1	Î	XXXXXXXX									CFh	
	1	1	Î	XXXXXXXX		1	1	PW	M_DIV[7		<u> </u>		XX	
	0	1	1	XXXXXXXX	1	1	0	1	0	0	0	0	D0h	
NV Memory Write	1	1 ↑ XXXXXXXX 0 0 0								PGM_A	DR[4:0]		XX	
	1	1	1	XXXXXXX		1		PGM	<u> _DATA</u>	7:0]	,	•	XX	
NVM D i i i	0	1	1	XXXXXXX	1	1	0	1	0	0	0	1	D1h	
	1	1	1	XXXXXXX				K	EY[23:16	6]			XX	
NV Memory Protection Key	0	1	1	XXXXXXX				K	EY[15:8	EY[15:8]				
	1	1	1	XXXXXXXX	KEY[7:0]								XX	
	1	<b>↑</b>	1	XXXXXXX	1	1	0	1	0	0	1	0	D2h	
	1	<b>↑</b>	1	XXXXXXX	Х	Х	Х	Х	Х	Х	Х	Х	XX	
	0	1	1	XXXXXXXX		2_CN					_CNT[3:0]	•	XX	
NV Memory Status Read	1	1	1	XXXXXXX		ΛF_CN					_CNT[3:0]		XX	
	1	1	^	XXXXXXXX	BUSY 0 0 0				0	0	0	0	XX	
	1	1	^	XXXXXXXX	200.		<u> </u>		DATA	_			XX	
	0	·	1	XXXXXXXX	1	1	0	1	0	0	1	1	D3h	
	1	<b>^</b>	1	XXXXXXXX	X	X	X	Х	X	X	X	X	XX	
Pood ID4	1	<u> </u>	1	XXXXXXXX			_ ^	•	D41[7:0]				XX	
Read ID4		*	1										XX	
	1	*		XXXXXXXX					D42[7:0]	<u> </u>				
	1		1	XXXXXXXX		_			D43[7:0]				XX	
	0	1	Ţ	XXXXXXXX	1	1	1	0	0	0	0	0	E0h	
	1	1	Î	XXXXXXXX	0	0	0	0			/P0[3:0]		XX	
	1	1	Î	XXXXXXXX	0	0				VP1[5:0]			XX	
	1	1	Î	XXXXXXXX	0	0		ı	ı	VP2[5:0]			XX	
	1	1	1	XXXXXXXX	0	0	0	0		\ \	/P4[3:0]		XX	
	1	1	Î	XXXXXXX	0	0	0		1	VP6			XX	
	1	1	1	XXXXXXX	0	0	0	0		V	P13[3:0]		XX	
PGAMCTRL ( Positive Gamma	1	1	1	XXXXXXX	0				VP	20[6:0]			XX	
Control )	1	1	1	XXXXXXX		VP36[	3:0]			V	P27[3:0]		XX	
	1	1	1	xxxxxxx	0				VP	43[6:0]			XX	
	1	1	1	XXXXXXX	0	0	0	0		V	P50[3:0]		XX	
	1	1	1	XXXXXXX	0	0	0			VP57			XX	
	1	1	1	XXXXXXXX	0	0	0	0			P59[3:0]		XX	
	1	1	1	XXXXXXXX	0	0	1		1	VP61[5:0]			XX	
	1	1	^	XXXXXXXX	0	0				VP62[5:0]			XX	
	1	1	1	XXXXXXXX	0	0	0	0			P63[3:0]		XX	
			1							0	0	1	E1h	
NGAMOTEL (Negative	0	1		XXXXXXXX	1	1	1	0	0			1		
NGAMCTRL (Negative	1	1	T	XXXXXXXX	0	0	0	0			/N0[3:0]		XX	
Gamma Control)	1	1	T	XXXXXXXX	0	0	-			VN1[5:0]			XX	
	1	1	ſ	XXXXXXX	0	0				VN2[5:0]			XX	

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

Page 69 of 219

Version: 0.06





	1	1	1	XXXXXXX		0	0	)	0	0		VI	N4[3:0]		XX	
	1	1	<b>↑</b>	XXXXXXX		0	C	)	0			VN6[4	1:0]		XX	
	1	1	1	XXXXXXX		0	C	)	0			۷N	N13[3:0]		XX	
	1	1	<b>↑</b>	XXXXXXX		0					VN:	20[6:0]			XX	
	1	1	1	XXXXXXX			VN	36[3:0	0]			۷N	N27[3:0]		XX	
	1	1	<b>↑</b>	XXXXXXX		0					VN	43[6:0]			XX	
	1	1	1	XXXXXXX		0 0 0 0					۷N	N50[3:0]		XX		
	1	1 ↑ XXXXXXXX 0 0 0				VN57[	4:0]		XX							
	1	1	1	XXXXXXX		0	C	)	0	0			XX			
	1	1	1	XXXXXXX		0	C	)	VN61			VN61[5:0]	5:0]			
	1	1	1	XXXXXXX		0	C	)				VN62[5:0]	32[5:0]			
	1	1	1	XXXXXXX		0	C	)	0	0			XX			
	0	1	1	XXXXXXX		1	1		1	0	0	0	0	1	E2h	
Digital Carries Cartual 1	1	1	1	XXXXXXX			RCA	<b>4</b> 0[3:	0]		BCA0[3:0]					
Digital Gamma Control 1	1	1	1	XXXXXXX			RCA	4x[3:	0]			ВС	CAx[3:0]		XX	
	1	1	1	XXXXXXX			RCA	63[3	:0]			BC	A63[3:0]		XX	
	0	1	1	XXXXXXX		1	1		1	0	0	0	0	1	E3h	
Digital Commo Control 0	1	1	1	XXXXXXX			RFA	A0[3:	0]			BF	A0[3:0]		XX	
Digital Gamma Control 2	1	1	1	XXXXXXX		RFAx[3:0]						BFAx[3:0]				
	1	1	1	XXXXXXX		RFA255[3:0]						BFA	A255[3:0]		XX	
CDI Dood Command Catting	0	1	1	XXXXXXX	1	1	1		1		1	0	1	1	FBh	
SPI Read Command Setting	1	1	1	XXXXXXXX	0	0	0	0 SPI READ EN		D EN		SPI	CNT[3:0]		XX	

Version: 0.06





### 8.2. Command Description

### 8.2.1. NOP (00h)

00h	NOP (No Operation)													
	D/CX	RDX	WRX	D[15:8]	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	XXXXXXX	0	0	0	0	0	0	0	0	00h	
Parameter	No para	No parameter												
Description	This command is an empty command; it does not have any effect on ILI9486L. However it can be used to terminate Frame Memory Write or Read as described in RAMWR (Memory Write) and RAMRD (Memory Read) Commands.  X = Don't care.													
Restriction	None													
Register Availability				Normal Partial	Mode Or	Status n, Idle Mo n, Idle Mo n, Idle Mo n, Idle Mo Sleep In	de On, Sl de Off, Sle de On, Sle	eep Out eep Out	Availabil Yes Yes Yes Yes	ity				
Default					S	Status Default Value Power On Sequence N/A SW Reset N/A HW Reset N/A								
Flow Chart	None													

Page 71 of 219 Version: 0.06





### 8.2.2. Soft Reset (01h)

01h	SWRESET (Soft Reset)													
	D/CX	RDX	WRX	D[15:8]	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	<b>↑</b>	XXXXXXX	0	0	0	0	0	0	0	1	01h	
Parameter	No para	ameter												
Description	S/W Re The dis Note: T	When the Software Reset command is written, it causes software reset. It resets the commands and parameters to their S/W Reset default values. (See default tables in each command description.)  The display is blank immediately  Note: The Frame Memory contents is kept or not by this command.  X = Don't care												
Restriction	It will b display mode, i	It will be necessary to wait 5msec before sending new command following software reset. The display module loads all display supplier factory default values to the registers during this 5msec. If Software Reset is applied during Sleep Out mode, it will be necessary to wait 120msec before sending Sleep out command. Software Reset Command cannot be sent during Sleep Out sequence.												
Register Availability	Status Availability  Normal Mode On, Idle Mode Off, Sleep Out Yes  Normal Mode On, Idle Mode On, Sleep Out Yes  Partial Mode On, Idle Mode Off, Sleep Out Yes  Partial Mode On, Idle Mode On, Sleep Out Yes  Sleep In Yes													
Default					S	Status On Seque SW Reset IW Reset		efault Val N/A N/A N/A	ue					
Flow Chart				Display who	Set mands to / Default /alues	screen			Command Parameter Display Action Mode					

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

Page 72 of 219

Version: 0.06

Version: 0.06





### 8.2.3. Read display identification information (04h)

04h				RDDI	DIF (Rea	d Display	Identifi	cation Inf	ormation	1)					
	D/CX	RDX	WRX	D[17:8]	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
Command	0	1	<b>↑</b>	XX	0	0	0	0	0	1	0	0	04h		
1 <sup>st</sup> Parameter	1	<b>↑</b>	1	XX	Х	X	Χ	X	Х	Х	X	Х	Х		
2 <sup>nd</sup> Parameter	1	1	1	XX				ID1	[7:0]				XX		
3 <sup>rd</sup> Parameter	1	1	1	XX				ID2	[7:0]				XX		
4 <sup>th</sup> Parameter	1	1	1	XX				ID3	[7:0]				XX		
Description	The 1 <sup>st</sup> p The 2 <sup>nd</sup> p	parameter parameter parameter	is dummy (ID1 [7:0] (ID2 [7:0]	s display ide data. ): LCD modu ): LCD modu ): LCD modu	ule's man	ufacturer   version ID	D.								
Restriction															
Register Availability				Status Availability  Normal Mode On, Idle Mode Off, Sleep Out Yes  Normal Mode On, Idle Mode On, Sleep Out Yes  Partial Mode On, Idle Mode Off, Sleep Out Yes  Partial Mode On, Idle Mode On, Sleep Out Yes  Sleep In Yes											
Default		Status Default Value Power On Sequence See description SW Reset See description HW Reset See description													
Flow Chart			2nd Parame 3rd Parame	ter: Dummy Re	RDDIDIF(04h)  Host  Driver  Display  Action  Send panel type and LCM/driver version information Send module/driver information Send module/driver information Sequential transfer										

Page 73 of 219 Version: 0.06





#### 8.2.4. Read Number of the Errors on DSI (05h)

05h				RDI	NUMED (	Read Nu	mber of th	e Errors	on DSI)				
	D/CX	RDX	WRX	D[15:8]	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XXXXXXXX	0	0	0	0	0	1	0	1	05h
1 <sup>st</sup> Parameter	1	1	1	XXXXXXXX	Х	Х	Х	Х	Х	Х	Х	Х	XX
2 <sup>nd</sup> Parameter	1	1	1	xxxxxxx			I	P[7	:0]			l .	XX
	The se	cond pa	rameter	is telling a numb	er of the	errors on	DSI. The n	nore deta	iled desc	ription of t	the bits is	below.	
	P [60]	bits are	telling a	number of the	errors.								
	P [7] is	set to '1	' if there	is overflow with	P[60] b	its.							
Description	P [70	] bits are	e set to '(	D's (as well as R	DDSM(0I	Eh)'s D0 i	s set '0' at	the same	time) afte	er there is	s sent the	second	
	parame	eter info	mation (	= The read func	tion is co	mpleted).							
	This fu	nction is	always i	returning P [70	)] = 00h if	the paral	lel MCU in	terface is	selected.				
		n be '0' d	-		-	·							
						Jaka 15	:					<b></b> /	
B			-	l parameter valu		ata iines	If the MCU	wants to	read mor	e tnan on	e parame	ter (= mo	re tnan
Restriction			-	MCU interface									
	Only 2r	nd parar	neter is s	sent on DSI (The	1st para	meter is r	not sent).						
						Status			Availabi	lity			
Register							de Off, Sle	•	Yes				
Availability							de On, Slee le Off, Slee		Yes Yes				
Availability							le On, Slee		Yes				
						Sleep In			Yes				
										_			
				Davisa	Status		D	efault Va	lue				
Default					On Sequ SW Rese			08 <sub>HEX</sub>					
					HW Rese			08 <sub>HEX</sub>					
							_			[	Lege	nd	 
				Read	number of th	ne Errors on	DSI				Comma	and	į
							Host				Parame		
FI 01 .							ILI9486	 3		-   4	Displa	ay )	į
Flow Chart				/ 1st i	▼ Parameter:	Dummy Rea	d /				Actio	n	
					Parameter:		/			į	Mode	<b>e</b>	!
					↓ ↓						Seguential	ranefer	   
					P[7:0] =	= 00h				į (	Sequential t	i al Islel	 
				RDI	DSM(0Eh) <sup>7</sup>	s D0 = '0'	/						

Page 74 of 219 Version: 0.06





#### 8.2.5. Read Display Status (09h)

09h					RDDST (Read Display Status)           D17-8         D7         D6         D5         D4         D3         D2         D1         D0         HEX           XX         0         0         0         1         0         0         1         09h           XX         X         X         X         X         X         X         X         X											
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX			
Command	0	1	<b>↑</b>	XX	0	0	0	0	1	0	0	1	09h			
1 <sup>st</sup> Parameter	1	<b>↑</b>	1	XX	Χ	Χ							XX			
2 <sup>nd</sup> Parameter	1	<b>↑</b>	1	XX				D [31:25]		0	XX					
3 <sup>rd</sup> Parameter	1	<b>↑</b>	1	XX	0		D [22:20]				XX					
4 <sup>th</sup> Parameter	1	1	1	XX	D15 0 D13			0	0		D [10:8]	•	XX			
5 <sup>th</sup> Parameter	1	1	1	XX		D [7:5]		0	0	0	0	0	XX			

This command indicates the current status of the display as described in the table below:

	Bit	Description	Value	Status					
	504	Decete well-	0	Booster OFF					
	D31	Booster voltage status	1	Booster ON					
	D00	Davis address and an	0	Top to Bottom (When MADCTL B7='0')					
	D30	Row address order	1	Bottom to Top (When MADCTL B7='1')					
	Doo		0	Left to Right (When MADCTL B6='0').					
	D29	Column address order	1	Right to Left (When MADCTL B6='1').					
	Doo	Davy/aakuman ayahanna	0	Normal Mode (When MADCTL B5='0').					
	D28	Row/column exchange	1	Reverse Mode (When MADCTL B5='1').					
	D07	Vertical refresh	0	LCD Refresh Top to Bottom (When MADCTL B4='0')					
	D31  D30  D29  D28  D27  D26  D25  D24  D23  D22  D21  D20  D19  D18  D17  D16  Dis  D15  D14  D13  D12  D11  D10	vertical refresh	1	LCD Refresh Bottom to Top (When MADCTL B4='1').					
		DCD/DCD and an	0	RGB (When MADCTL B3='0')					
		RGB/BGR order	1	BGR (When MADCTL B3='1')					
		Hardward naforals and a	0	LCD Refresh Left to Right (When MADCTL B2='0')					
	D25	Horizontal refresh order	1	LCD Refresh Right to Left (When MADCTL B2='1')					
	D24	Not used	0						
	D31  D30  D29  D28  D27  D26  D25  D24  D23  D22  D21  D20  D19  D18  D17  D16  D15  D14  D13  D12  D11  D10  D9	Not used	0						
	D31  D30  D29  D28  D27  D26  D25  D24  D23  D22  D21  D20  D19  D18  D17  D16  Dis  D15  D14  D13  D12  D11  D10  D9  T		011	12-bit/pixel					
	D21	Interface color pixel format	101	16-bit/pixel					
	D20	definition	110	18-bit/pixel					
Description	D40	Lille are a de ON/OFF	0	Idle Mode OFF					
	D19	Idle mode ON/OFF	1	Idle Mode ON					
	D10	Partial mode ON/OFF	0	Partial Mode OFF					
	D16	Faitial IIIode ON/OFF	1	Partial Mode ON.					
	D28  D27  D26  D25  D24  D23  D22  D21  D20  D19  D18  D17  D16  Disp  D15  D14  D13  D12  D11  D10	Sleep IN/OUT	0	Sleep IN Mode					
		Sleep IIV/OOT	1	Sleep OUT Mode.					
		Display normal mode ON/OFF	0	Display Normal Mode OFF.					
	D10	Display normal mode ON/OFF	1	Display Normal Mode ON.					
	D15	Vertical scrolling status	0	Vertical Scroll OFF					
	D13	vertical scrolling status	1	Vertical Scroll ON					
	D14	Not used	0						
	D13	Inversion status	0	Inversion OFF					
	D13	IIIversion status	1	Inversion ON					
	D12	All pixel ON	0	Not defined					
	D11	All pixel OFF	0	Not defined					
	D10	Display ON/OFF	0	Display is OFF					
	D10	Display ON/OFF	1	Display is ON					
	DO	Tearing effect line ON/OFF	0	Tearing Effect Line OFF					
	Da	rearing effect line ON/OFF	1	Tearing Effect ON					
			000	GC0					
			001	GC1					
	D[8:6]	Gamma curve selection	010	GC2					
			011	GC3					
			other	Not defined					

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

Page 75 of 219 Version: 0.06





			0		Mode 1, V-E	Blanking only
	D5	Tearing effect line mode	1	Mode		king and V-Blanking.
	D4	Not used	0			
	D3	Not used	0			
	D2	Not used	0			
	D1	Not used	0			
	D0	Not used	0			
	X = Don't care					
Restriction						
		Qt.	atus		Availability	
		Normal Mode On, Idl		ff Sleen Out	Yes	
Register		Normal Mode On, Idl			Yes	
Availability		Partial Mode On, Idle			Yes	
Availability		Partial Mode On, Idle			Yes	
			ep In		Yes	
Default		Power On Se SW Res HW Res	quence	Default Val 32'h006100 32'h006100 32'h006100	00h 00h	
Flow Chart		1st Parameter: Dummy Read 2nd Parameter: Send D[31:25] display sta 3rd Parameter: Send D[19:16] display sta 4th Parameter: Send D[10:8] display statu 5th Parameter: Send D[7:5] display status	itus itus	Host Driver		Command Parameter Display Action Mode Sequential transfer





#### 8.2.6. Read Display Power Mode (0Ah)

0Ah			1 ↑ XXXXXXXX 0 0 0 0 1 0 1 0 0Ah										
	D/CX	RDX	WRX	D[15:8]	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XXXXXXXX	0	0	0	0	1	0	1	0	0Ah
1 <sup>st</sup> Parameter	1	1	1	XXXXXXX	Х	Х	Х	Х	Х	Х	Х	Х	XX
2 <sup>nd</sup> Parameter	1	1	1	XXXXXXX			D[7	:2]			0	0	XX

This command indicates the current status of the display as described in the table below:

Bit	Description	Comment
D7	Booster Voltage Status	
D6	Idle Mode On/Off	
D5	Partial Mode On/Off	
D4	Sleep In/Out	
D3	Display Normal Mode On/Off	
D2	Display On/Off	
D1	Not Defined	Set to '0'
D0	Not Defined	Set to '0'

Bit D7 - Booster Voltage Status

'0' = Booster Off or has a fault.

'1' = Booster On and working OK.

Bit D6 - Idle Mode On/Off

'0' = Idle Mode Off.

'1' = Idle Mode On.

Bit D5 - Partial Mode On/Off

Description

'0' = Partial Mode Off.

'1' = Partial Mode On.

Bit D4 - Sleep In/Out

'0' = Sleep In Mode.

'1' = Sleep Out Mode.

Bit D3 - Display Normal Mode On/Off

'0' = Display Normal Mode Off.

'1' = Display Normal Mode On.

Bit D2 - Display On/Off

'0' = Display is Off.

'1' = Display is On.

Bit D1 - Not Defined

'This bit is not applicable for this project, so it is set to '0'

Bit D0 - Not Defined

'This bit is not applicable for this project, so it is set to '0'

X = Don't care

Page 77 of 219 Version: 0.06





Restriction	ILI9486L is sending 2nd param 2 RDX cycle) on parallel MCU Only 2nd parameter is sent on	interface.		to read more tha	an one parameter (= more than
Register Availability		Status  Normal Mode On, Idle Mo  Normal Mode On, Idle Mo  Partial Mode On, Idle Mo  Partial Mode On, Idle Mo  Sleep In	de On, Sleep Out de Off, Sleep Out de On, Sleep Out	Availability Yes Yes Yes Yes Yes Yes Yes	
Default		Status Power On Sequence SW Reset HW Reset	<b>Default V</b> 08 <sub>HEX</sub> 08 <sub>HEX</sub>	x x	
Flow Chart			Host      	Leger  Comman  Paramet  Displa  Action  Mode  Sequential tra	er / y

Version: 0.06






0Bh					RDDMA	DCTL (R	ead Displa	y MADO	TL)				
	D/CX	RDX	WRX	D[15:8]	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	<b>↑</b>	XXXXXXXX	0	0	0	0	1	0	1	1	0B
1 <sup>st</sup> Parameter	1	1	1	XXXXXXXX	Х	Х	Х	Х	Х	Х	Х	Х	XX
<sup>2nd</sup> Parameter	1	1	1	XXXXXXXX			D[7	:2]			0	0	XX
	This co	mmand	indicate	s the current sta	atus of the	display a	s describe	d in the t	able belov	v:	l		1
				Bit		Desc	ription		Cor	nment			
				D7	Page Add								
				D6	Column A	ddress C	rder						
				D5	Page/Col	umn Orde	er						
				D4	Line Addr	ess Orde	r						
				D3	RGB/BGF	R Order							
				D2			Data Orde	er					
				D1	Reserved					t to '0'			
				D0	Reserved				Se	t to '0'			
Description	* Bit  * Bit	D' = Left 1' = Righ D5 - Pa  D5 - Pa  O' = Norr 1' = Rev  Note: For  D4 - Lin D' = LCD D3 - RG D' = RGE D' = BGF D2 - Dis D' = LCD	to Right to Left ge/Colum mal Mode erse Moo r Bits D7 te Addres 0 Refresh 0 Refresh 3 R splay Dat 0 Refresh	de to D5, also refe ss Order I Top to Bottom I Bottom to Top		on 9.3 MC	CU to mem	ory write/	read direc	etion.			
Restriction	2 RDX	cycle) o	n paralle	parameter valued parameter valued parameter valued parameter valued parameter value valued parameter value v	Э.			wants to	read mor	e than on	e parame	ter (= mo	re tha
Restriction	2 RDX	cycle) o	n paralle	I MCU interface	Э.			wants to			e parame	ter (= mo	re tha
	2 RDX	cycle) o	n paralle	I MCU interface sent on DSI (Th	e 1st para	meter is r			Availabil Yes		e parame	ter (= mo	re tha
Restriction  Register	2 RDX	cycle) o	n paralle	I MCU interface sent on DSI (The Norma	e 1st para	meter is r Status	not sent).	ep Out	Availabil		e parame	ter (= mo	re tha
	2 RDX	cycle) o	n paralle	I MCU interfacesent on DSI (The Norma Norma	e 1st para e 1st para I Mode On I Mode On	Status , Idle Moo	not sent).	ep Out	<b>Availabil</b> Yes		e parame	ter (= mo	re tha

Version: 0.06







Page 80 of 219 Version: 0.06





#### 8.2.8. Read Display Pixel Format (0Ch)

8.2.8. Rea	u Dis	piay	Pixei	FOIII	iai (	(UCII)										
0Ch						RDDCOI	MOD (R	ead Dis	spla	y CC	DLM	OD)				
	D/CX	RDX	WRX	D[	15:8]	D7	D6	D5		D	4	D3	D2	D1	D0	HEX
Command	0	1	1	XXXX	(XXX)	ζ 0	0	0		0		1	1	0	0	0Ch
1 <sup>st</sup> Parameter	1	1	1	XXX	(XXX)	χX	Х	Х		X		Х	Х	Х	Х	XX
2 <sup>nd</sup> Parameter	1	<b>↑</b>	1		(XXX)			[3:0]				0		DBI[2:0	]	XX
	This co	mmand	indicates	s the cu	rrent	status of the		_								
				DPI[3:0		RGB Interf		nat		BI[2:			terface Fo	ormat		
			0	0 0	0		erved erved	$\dashv$	0	0	1		Reserved Reserved			
			0	0 1	0		erved		0	1	0		Reserved			
Description			0	0 1	1		erved		0	1	1		Reserved			
			0	1 0	0		erved	_	1	0	0		Reserved			
			0	1 0	1		/ pixel	_	1	0	1		bits / pixe			
			0	1 1 1 1	1		s / pixel erved	$\dashv$	1	1	1		bits / pixe Reserved	;1		
				•												
Restriction	2 RDX	cycle) o	n paralle	I MCU	interfa	alue on the c ce. The 1st para				wan	ts to	read mor	e than on	e paramo	eter (= mo	re than
				ļ			Status					Availabi	lity			
Register				-		nal Mode On nal Mode On						Yes Yes				
Availability						al Mode On						Yes				
rivanasmiy						al Mode On						Yes				
							Sleep In					Yes				
						Status			De	efaul	lt Va	مال				
Defect					Pow	er On Sequ	ence				HEX	iluc				
Default						SW Rese			N	lo C		ge				
						HW Rese	t			06	HEX					
Flow Chart					ummy	Read		Host - – – - 19486		111   1   1   1   1   1   1   1   1   1		Con Para D A	gend nmand ameter isplay ction lode			

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

Page 81 of 219

Version: 0.06

Version: 0.06






### 8.2.9. Read Display Image Mode (0Dh)

0Dh					<u> </u>	/I (Read D	Display Im	nage Mod	le)				
	D/CX	RDX	WRX	D[15:8]	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XXXXXXXX	0	0	0	0	1	1	0	1	0Dh
1 <sup>st</sup> Parameter	1	1	1	xxxxxxx	Х	Х	Х	Х	Х	Х	Х	Х	XX
2 <sup>nd</sup> Parameter	1	1	1	xxxxxxx				D[	7:0]	ı	1	1	XX
	ILI9486	SL return	s the Dis	splay Image Mo	de status.								· L
					Bit		Descri	ption					
					D7	Ver	tical Scro		ıs				
					D6		Reser	ved					
					D5		Inversion	On/Off					
					D4		Reser						
					D3		Reser						
					D2		nma Curv						
					D1		nma Curv						
	This		to all a sale		D0		nma Curv						
				s the current st	atus of the	alspiay a	s describe	ea in the t	able belo	W:			
<b>D</b>				olling On/Off									
Description	'0	' = Vertion	cal Scroll	ing is Off.									
	'1'	1' = Vertical Scrolling is On.											
	• Bit D	Bit D6 – Reserved											
	• Bit D	)5 – Inve	ersion Or	n/Off									
	,0	' = Inver	sion is O	ff.									
	'1	' = Inver	sion is O	n.									
	• Bit 🛭	04 – Res	served										
	• Bit D	03 – Res	served										
	• Bits	D2, D1,	D0 – Ga	mma Curve Se	election								
	Т	hese bit	s are not	applicable for	this projec	t, so they	are set to	'000', on	ly support	Gamma	2.2.		
	ILI9486	BL is sen	iding 2nd	parameter val	ue on the o	data lines	if the MCl	J wants to	read mo	re than or	ne parame	eter (= mo	re than
Restriction	2 RDX	cycle) o	n paralle	I MCU interfac	Э.								
	Only 2	nd paran	neter is s	ent on DSI (Th	e 1st para	meter is r	not sent).						
				<b>N</b> 1	LM	Status	1- 0(, 0)		Availabi	ility			
Register					l Mode Or				Yes				
-					l Mode Or Mode On				Yes Yes				
Availability									Yes				
					Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes								
					Status		Γ	Default V					
Default				Powe	r On Sequ			00 <sub>HEX</sub>		_			
					SW Rese			00 <sub>HEX</sub>		_			
					HW Rese	et		00 <sub>HEX</sub>					

Page 82 of 219 Version: 0.06







Page 83 of 219 Version: 0.06






### 8.2.10. Read Display Signal Mode (0Eh)

0Eh		_				RDI	DSM (Re	ad [	Display S	Signal Mo	de)				
	D/CX	RDX	WRX	D	[15:8]	D7	De	6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XXX	XXXXX	( 0	0		0	0	1	1	1	0	0Eh
1 <sup>st</sup> Parameter	1	1	1	XXX	XXXXX	( X	Х	,	Х	Х	Х	Х	Х	Х	XX
2 <sup>nd</sup> Parameter	1	<b>↑</b>	1	XXX	XXXXX	( D7	D6	6	D5	D4	D3	D2	D1	D0	XX
	This co	mmand	indicate	s the c	urrent s	status of	the displa	ay a	s describ	ed in the	table belo	w:		•	•
					Bit	Value			Fur	nction					
					D7	0		Te	earing Eff	fect Line (	OFF				
					D7	1		Т	earing Ef	fect Line	ON				
					D6	0		Tea	aring Effe	ct Line M	ode 1				
						1				ct Line M					
					D5	0					face) OFI				
						1					rface) ON				
Description					D4	0									
					D3										
					D4         1         Vertical Sync (RG)           D3         0         Pixel Clock (DOTCLK,           1         Pixel Clock (DOTCLK           D2         0         Data Enable (DE, R           1         Data Enable (DE, F           D1         0         Resein           D0         No Error										
					0 Data Enable (DE, RG										
					1 Data Enable (DE, RG						eriace) Or	N			
					D1										
					D0					on DSI					
Restriction	2 RDX	cycle) o	n paralle	el MCL	J interfa	ce.	ne data lii arameter			U wants to	o read mo	re than o	ne param	eter (= mo	ore than
							Stat	้นร			Availab	ilitv			
					Norm	nal Mode			de Off, Sl	eep Out	Yes				
Register									de On, Sl		Yes				
Availability									e Off, Sle		Yes				
					Parti	al Mode	On, Idle	Mod	e On, Sle	eep Out	Yes				
					Sleep In						Yes				
						Stat	II e			Default V	alue				
					Pow	er On Se				00 <sub>HEX</sub>	ult Value				
Default						SW R				00нех					
									00 <sub>HEX</sub>						
					HW Reset										

Page 84 of 219 Version: 0.06





Page 85 of 219 Version: 0.06






### 8.2.11. Read Display Self-Diagnostic Result (0Fh)

0Fh				RDI	DSDR (R	ead Disp	lay Self-D	iagnosti	c Result)						
	D/CX	RDX	WRX	D[15:8]	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
Command	0	1	1	XXXXXXXX	0	0	0	0	1	1	1	1	0Fh		
1 <sup>st</sup> Parameter	1	1	1	XXXXXXXX	Х	Х	Х	Х	Х	Х	Х	Х	XX		
2 <sup>nd</sup> Parameter	1	1	1	XXXXXXXX	D7	D6	0	0	0	0	0	D0	XX		
	This co	mmand	indicate	s the status of th	ne display	self-diag	nostic res	ults after	Sleep Ou	t -comma	nd as des	scribed in	the		
	table b	elow:													
	I	Bit	D	escription					Action						
	I	D7 F	Register I	Loading Detection	on	Inver	t the D7 b	it if regist	er values	loading w	ork prope	erly.			
	1	D6		nality Detection			Invert the	D6 bit if	the displa	y is funct	ionality				
Description		D5		Not Used					'0'						
		D4		Not Used					'0'						
		D3         Not Used         '0'           D2         Not Used         '0'           D1         Not Used         '0'													
		D1 Not Used '0'													
		D1 Not Used '0'  Checksums Comparison '0' = Checksums are same													
	L	'0' = Checksums are same													
Restriction	value. ILI9486 2 RDX	SL is sen	iding 2nd n paralle	vait 300ms after I parameter valu I MCU interface sent on DSI (The	e on the o	data lines	if the MCI								
	- ,														
						Status			Availab	ility					
Denistan				Normal	Mode Or	, Idle Mo	de Off, Sle	eep Out	Yes						
Register							de On, Sle		Yes						
Availability							le Off, Sle		Yes						
				Partial	Mode On	, idle Mod Sleep In	le On, Sle	ep Out	Yes Yes						
						Sieep iii			162						
					Ctatus			Dofoult V	/alua						
				Power	Status On Sequ	ence		Default V 00 <sub>HE</sub> >							
Default					SW Rese			00 <sub>HE</sub>							
					HW Rese			00 <sub>HE</sub>							

Page 86 of 219 Version: 0.06







Page 87 of 219 Version: 0.06





#### 8.2.12. Sleep IN (10h)

8.2.12.	Sieep	) 1114 (	1011)										
10h						SLPIN	l (Sleep IN	1)					
	D/CX	RDX	WRX	D[15:8]	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	<u> </u>	XXXXXXXX	0	0	0	1	0	0	0	0	10h
Parameter	<b>-</b>			1.10.4001			oarameter						
				LI9486L to enter		•	-						
	In this n	node e.g	g. the DC	C/DC converter is	stopped,	Internal o	scillator is	stopped	, and pane	l scanning	j is stoppe	ed.	
Description			0	ut		Blank	STO	Р					
Besonption	MCU in	terface a	and mem	nory are still work	ing and t	he memor	y keeps its	content	s.				
	Dimmin	g function	on does i	not work when th	ere is cha	anging mo	de from Sl	eep OU	Γ to Sleep I	N.			
	X = Dor	n't care											
	This co	mmand	has no	effect when mod	lule is alr	eady in s	leep in mo	de. Slee	ep In Mode	can only	be left b	y the Sle	ep Out
	Comma	and (11h	). It will b	e necessary to v	vait 5mse	c before s	ending nex	t comm	and; this is	to allow ti	me for the	supply v	oltages
Restriction	and clo	ck circui	ts to stat	oilize. It will be ne	cessary t	o wait 120	msec after	sending	Sleep Out	comman	d (when ir	n Sleep Ir	n Mode)
	before S	Sleep In	commar	nd can be sent.							·	·	ŕ
						Status			Availabili	itv			
				Normal	Mode Or		de Off, Slee	ep Out	Yes	y			
Register							de On, Sle		Yes				
Availability							de Off, Slee		Yes				
				Faillai	Mode Of	Sleep In	de On, Slee	p Out	Yes Yes				
						•							
					Status		D	efault V	alue				
Default				Power	On Sequ	ience	SI	eep IN I	Mode				
Boldan					SW Rese			eep IN I					
					HW Rese	et	SI	eep IN I	Mode				
			Any M	ode									
							lacksquare		- 		 egend		1
			$\downarrow$				Stop Pow	/er	į	_			į
							Supply		· !	C	ommand		!
			SLPIN (	(10h)						P	arameter	_	1
												=	1
Flow Chart		_	<b>—</b> ↓				Stop Inter Oscillato	nal	)   		Display	)	1
		Bla	nk Displ	ay Device			Oscillato		1		Action	$\geq$	į
							$\downarrow$		İ	_	Mode		į
			$\downarrow$				· · · · · · ·		į		Wode		
			or ○FF	Dovice		( 5	Sleep Mode	eON ✓	) :	Seque	ntial trans	sfer	
		10	wer OFF	Device					!	,,,,,,		$\leq$	1
									∟.				1

Page 88 of 219 Version: 0.06





### 8.2.13. Sleep OUT (11h)

0.2.13.	Sicch	, 001	(1111)	,												
11h						SLPOU	Γ (Sleep O	UT)								
	D/CX	RDX	WRX	D[15:8]	D7	D6	D5	D4	D3	D2	D1	D0	HEX			
Command	0	1	<b>↑</b>	XXXXXXXX	0	0	0	1	0	0	0	1	11h			
Parameter						No	parameter									
				sleep mode.												
	In this r	node e.g	g. the DC	DC converter is	enabled,	Internal o	scillator is	started, a	ınd panel :	scanning	is started.					
Description			OUT	$\neg$	TOP		Blank	Mamar	n. Contonto	\						
			001		101	/	Dialik	Wellion	y Contents	/						
	X = Doi	n't care														
	Sleep (	Out Mod	e can or	nly be left by the	Sleep In	Commar	nd (10h). It	will be n	ecessary	to wait 5r	msec befo	ore sendi	ng next			
	comma	nd; this	is to allo	w time for the su	oply volta	ges and c	lock circuit	s to stabil	ize.							
				lay supplier's fa		_				5msec	and there	cannot	be anv			
Restriction			-	n the display ima	-			_	_				-			
1.00011011011				p Out -mode.	.go 11 1001	.o., doidu	and rogic	value	ا الله	.5 1/11011 [[	13	. Gono an	~ WIIOII			
			-	•	ne durina	thic Ema	ا النب ال	ne nocce	cary to wa	ait 120ma	ec ofter o	andina C	leen In			
		86L is doing self-diagnostic functions during this 5msec. It will be necessary to wait 120msec after sending Sleep In nand (when in Sleep Out mode) before Sleep Out command can be sent.														
	comma	mand (when in Sleep Out mode) before Sleep Out command can be sent.  Status Availability														
		Status Availability  Normal Mode On, Idle Mode Off, Sleep Out Yes														
							1 6" 5:			ity						
Register							de Off, Slee de On, Slee		Yes Yes							
Availability							de Off, Slee		Yes							
aaomity							de On, Slee		Yes							
						Sleep In			Yes							
										_						
					Status			efault Va								
Default				Power	On Sequ SW Rese			eep IN M eep IN M								
					HW Rese			eep IN M								
						J										
			Class !:	Mada												
			Sleep In	iviode					<sub>1</sub> -				- -			
							Power O		 	L	egend		į			
							Display Device	· >	!	C	ommand					
			SLPOUT	(11h)					 		arameter	<u> </u>	1			
						_			 			=	 			
Flow Chart			¥ Start Int	ernal			Blank Disp Device		 		Display		1			
	<		Oscilla							<u></u>	Action	_	 			
						_	<b>V</b>				Mode	$\supset$				
						( s	leep Mode	OFF )	 	(2:	-4:-14		1			
	<	Sta	art Powe	r Supply					 	Seque	ntial trans	ster	 			
			L	/					Ĺ.				1			

Version: 0.06





#### 8.2.14. Partial Mode ON (12h)

12h					P	PTLON (P	artial Mod	e ON)							
	D/CX	RDX	WRX	D[15:8]	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
Command	0	1	<b>↑</b>	XXXXXXXX	0	0	0	1	0	0	1	0	12h		
Parameter						No	parameter								
Description				partial mode The	•			•		Area com	mand (30	H).			
Restriction	This co	mmand	has no e	ffect when Partia	al Display	Mode is a	already acti	ve.							
		Status         Availability           Normal Mode On, Idle Mode Off, Sleep Out         Yes													
Dogistor		Normal Mode On, Idle Mode Off, Sleep Out Yes													
Register								•	Yes						
Availability						•	de Off, Slee	•	Yes						
				Partial	Mode On		de On, Slee	p Out	Yes						
						Sleep In			Yes						
					Status		D	efault V	alue						
Default				Power	On Sequ	ience	SI	eep IN N	/lode						
Boldan					SW Rese	et	SI	eep IN N	/lode						
					HW Rese	et	SI	eep IN N	/lode						
Flow Chest	Coo Do	which Aver	a (20h)												
Flow Chart	See Pa	rtial Area	a (30h)												

Page 90 of 219 Version: 0.06





### 8.2.15. Normal Display Mode ON (13h)

13h					NORC	N (Norm	al Display	Mode O	N)							
	D/CX	RDX	WRX	D[15:8]	D7	D6	D5	D4	D3	D2	D1	D0	HEX			
Command	0	1	1	XXXXXXXX	0	0	0	1	0	0	1	1	13h			
Parameter						No	oarameter									
Description	This co		returns t	he display to nor	mal mode	e. Normal	display mo	de on m	eans Partia	ll mode of	ff and Scro	oll mode o	off.			
Restriction	This co	mmand	has no e	ffect when Norm	al Display	mode is	active.									
		Status         Availability           Normal Mode On, Idle Mode Off, Sleep Out         Yes														
		Normal Mode On, Idle Mode Off, Sleep Out Yes														
Register				Normal	Mode Or	n, Idle Mo	de On, Slee	ep Out	Yes							
Availability				Partial	Mode On	, Idle Mod	de Off, Slee	p Out	Yes							
				Partial	Mode On	, Idle Mod	de On, Slee	p Out	Yes							
						Sleep In			Yes							
					Status		D	efault V	alue							
Default				Power	On Sequ	ience	Normal	Display	Mode On							
Delault					SW Rese	et	Normal	Display	Mode On							
					HW Rese	et	Normal	Display	Mode On							
Flow Chart	See Pa	artial Ar	ea Des	criptions for de	tails of w	hen to u	se this co	mmand								

Page 91 of 219 Version: 0.06





#### 8.2.16. Display Inversion OFF (20h)

8.2.16.	וקפוע	ay in	versi	on OFF (20	n)											
20h					INV	OFF (Dis	olay Invers	ion OFF)								
	D/CX	RDX	WRX	D[15:8]	D7	D6	D5	D4	D3	D2	D1	D0	HEX			
Command	0	1	1	XXXXXXXX	0	0	1	0	0	0	0	0	20h			
Parameter							parameter									
	This co	mmand	is used t	o recover from d	isplay inv	ersion mo	de. Output	from the	Frame M	emory is e	nabled.					
	This co	mmand	makes n	o change of the	content o	f frame m	emory.									
	This co	mmand	doesn't d	change any othe	r status.											
				NA				-	Name I av a D							
				Mem	ory IIII	1		L	Display Pa	anei IIII						
Danavintian											-					
Description							N				-					
						<del> </del>					-					
		on't care														
	X = Dor															
Restriction	This co	mmand	has no e	ffect when ILI94	86L is alre	eady in In	version off	mode.								
		Don't care s command has no effect when ILI9486L is already in Inversion off mode.														
						Status			Availabil	ity						
Register							de Off, Sle		Yes							
Availability							de On, Sle de Off, Slee		Yes Yes							
7 (Valiability							de On, Slee		Yes							
						Sleep In			Yes							
					0											
				Power	Status On Sequ			efault Va ay Inversi								
Default				1 OWO	SW Rese			ay Inversi								
					HW Rese			ay Inversi								
							_  _	L	egend	. — — — — 	 					
				Inver	t Mode O	N	) į				 					
							/	C	ommand		! 					
					$\downarrow$			Р	arameter		! 					
							 			=	 					
Flow Chart				INV	OFF (20h	)	1		Display	)	 					
							į		Action	$\geq$	 					
					$\downarrow$				Mode		!					
					Mode O				woue		! !					
				Inver	: Mode OI	<b></b>		Spania	ential trans	efer	I 					
							 	Ocque	muai ii ai i		 					
							Ĺ.				1					

Version: 0.06





### 8.2.17. Display Inversion ON (21h)

0.2.17.	Dispi	ay III	VEISIC	JII ON (211											
21h				T	INV	/ON (Disp	lay Invers	ion ON)				1			
	D/CX	RDX	WRX	D[15:8]	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
Command	0	1	<u> </u>	XXXXXXXX	0	0	1	0	0	0	0	1	21h		
Parameter							oarameter								
	This co	mmand	is used t	o enter into displ	ay inversi	ion mode.									
	This co	mmand	makes n	o change of the	content o	f frame m	emory. Eve	ery bit is in	nverted fro	m the frai	me memo	ry to the	display.		
	This co	mmand	doesn't d	change any other	r status.										
	To exit	Display	inversion	n mode, the Disp	lav invers	ion OFF o	command (	20h) shoi	uld be writ	ten.					
		,			,		(								
		_	$\perp \perp$			_									
		_	$\perp \! \! \perp$			_		_	_						
Description		-	-		+	-						_			
		-	++		++										
		-	+		++-	-	$\neg /$								
		-			11	-	V	_				_			
		_				- -						<u> </u>			
		_	$\perp \perp$	++++	$\perp \perp$	_		_				_			
					1 1				1 1		1 1 1				
	X = Doi	n't care													
Restriction	This co	mmand	has no e	ffect when ILI94	86L is alre	eady in In	version on	mode.							
		s command has no effect when ILI9486L is already in Inversion on mode.													
				Norma	I Mada O	Status	do Off Clar	on Out	Availabil	ity					
Register							de Off, Slee de On, Slee		Yes Yes						
Availability							de Off, Slee		Yes						
							de On, Slee		Yes						
						Sleep In			Yes						
					Status		n	efault Va	due						
D ( )				Power	On Sequ	ience		ay Inversi							
Default					SW Rese			ay Inversi							
					HW Rese	et	Displa	ay Inversi	on OFF						
							ı-	. – – –		 J	-i				
							J j	L	_egenc	_	1				
				Invert	Mode OF	:F			Command		1				
				mivon.	Widde Oi	· 	/ į	_			İ				
							į		Parameter	/	į				
					<u> </u>		l J		Display		l I				
Flow Chart				18.0 4	ON 7041-5		1		Action	$\overline{}$	1				
				INV	ON (21h)		j	<u></u>		_	İ				
							1		Mode						
				Invert	Mode Of	N		Sequ	ential tran	sfer					
							/ L			<u>_</u>	] . J				

Page 93 of 219 Version: 0.06





### 8.2.18. Display OFF (28h)

0.2.10.	וקפוט	uy O	1 (20	<b>7</b> 117												
28h						DISOFF	(Display 0	OFF)								
	D/CX	RDX	WRX	D[15:8]	D7	D6	D5	D4	D3	D2	D1	D0	HEX			
Command	0	1	1	XXXXXXXX	0	0	1	0	1	0	0	0	28h			
Parameter							parameter									
	This co	mmand	causes I	LI9486L to stop	displaying	g the imag	e data on t	the displa	y device.	The frame	memory	contents	remain			
	unchan	ged. No	status b	its are changed.												
				Mem	nory				Display Pa	nel						
				<del>-                                      </del>	+++	+		+	++++	+++						
Description						<u>t</u>										
Booonplion				- <del>                                      </del>		$+$ $\vdash$		+	+++	+++						
						<b>‡</b>	$\neg$	$\Box$			•					
						+		+	++++	+	•					
						T		$\blacksquare$			•					
					111	I		1 1	1 1 1 1	1 1 1						
	X = Doi	n't care														
Restriction	This co	mmand	has no e	ffect when ILI94	86L is alr	eady in Di	splay off m	iode.								
		nis command has no effect when ILI9486L is already in Display off mode.  Status Availability														
				Norma	I Mode O		de Off, Sle	en Out	Yes	ity						
Register							de On, Sle		Yes							
Availability							de Off, Slee		Yes							
				Partial	Mode Or	n, Idle Mod	de On, Slee	ep Out	Yes							
						Sleep In			Yes							
				-	Status			efault V								
Default					On Seque			Display C Display C								
					HW Res			Display C								
							1									
							 		Legend	ı	1					
				Display	y Panel C	N	) :		0		İ					
							´ :		Command	<u></u>	į					
					1				Paramete	/	1					
							I I		Display		1					
Flow Chart				DISC	)FF (28h)	,	į			=	į					
							i		Action	_>	1					
					$\downarrow$		 		Mode		1					
							İ				į					
				Display	Panel O	FF	<i>)</i> :	Sen	uential trar	sfer						
						/	l 	304		.5.51	 					
							Ĺ	. <b>_</b>		. – – –	_ j					
<u> </u>	ı															

Page 94 of 219 Version: 0.06





#### 8.2.19. Display ON (29h)

8.2.19.	Dispi	ay O	N (291	')												
29h						DISON	(Display C	N)								
	D/CX	RDX	WRX	D[15:8]	D7	D6	D5	D4	D3	D2	D1	D0	HEX			
Command	0	1	<u> </u>	XXXXXXXX	0	0	1	0	1	0	0	1	29h			
Parameter							parameter									
	This co	mmand	causes I	LI9486L to start	displaying	g the imag	e data on t	he displa	ay device.	The frame	memory	contents	remain			
	unchan	ged. No	status b	its are changed.												
				Memory					Displa	ay Pane	el					
			1		1 1 1			1	111	, 	1.1					
			+			_		-	+++	<del>+ + +</del>	++					
						_										
Description																
			+			_	>	_	+	+	+					
			+			_		-		╅	++					
			+			_		-								
						_		-	1							
						_				$\Box$	$\Box$					
	X = Do	n't care														
Restriction	This co	mmand	has no e	ffect when ILI94	86L is alre	eady in Di	splay on m	ode.								
		Scommand has no effect when ILI9486L is already in Display on mode.  Status Availability														
				Norma	I Mode O		de Off, Slee	ep Out	Yes	ıty						
Register							de On, Sle		Yes							
Availability				Partial	Mode Or	n, Idle Mo	de Off, Slee	p Out	Yes							
				Partial	Mode Or		de On, Slee	p Out	Yes							
						Sleep In			Yes							
					Status		n	efault Va	aluo							
				Power	On Sequ			Display C								
Default				1 0 1 0 1	SW Rese			Display C								
					HW Res			Display C								
				<u>-</u>												
							<sub>1</sub>		. – – –		1					
								L	_egend		1					
				Displa	y OFF M	ode	) i			$\neg$	i					
							/ ¦		command		1					
					1		į	P	arameter	7	į					
							i	<del></del>		=	1					
Flow Chart				DIS	CON (20h	,	<u> </u>		Display	)	1					
onan					SON (29h	,	į		Action	>	İ					
					1	_	 				I 					
									Mode		1					
				Displa	ay ON Mo	ode	) į			_	į					
							/	(Seque	ential trans	sfer )	1					
										$\leq$	1					
											-					

Version: 0.06






### 8.2.20. Column Address Set (2Ah)

0.2.20.	Join			33 JCI (ZF													
2Ah						CASE	ET (Co	lum	n Ado	Iress	Set	:)					
	D/CX	RDX	WRX	D[15:8]	D7		D6		D5		04	ı	D3	D2	D1	D0	HEX
Command	0	1	1	XXXXXXXX	0		0		1		0		1	0	1	0	2Ah
1 <sup>st</sup> Parameter	1	1	<u> </u>	XXXXXXXX								[15:8]	]				XX
2 <sup>nd</sup> Parameter	1	1	↑ •	XXXXXXXX								[7:0]					XX
3 <sup>rd</sup> Parameter	1	1	Î	XXXXXXXX								[15:8]					XX
4 <sup>th</sup> Parameter	1	1	T .	XXXXXXXX								[7:0]					XX
Description	other (	driver st	tatus. Th	to define area	C[15:0]	and	EC[1			eferre	ed w		RAMV			_	
Restriction	Note 1	: When	SC[15:0]	pe equal to or le or EC[15:0] is - 1), data of out	greater	than	013Fh			ADC	TL's	B5 =	0) or (	01DFh			
							-										
				NI -	-1.04		Status		Ott C	l	O	Av	ailabil	ity			
Register					al Mode al Mode								Yes Yes				
					al Mode								Yes				
Availability					al Mode								Yes				
				- Cartie	ai iviouc		leep l		)II, OI	ССР	Out		Yes				
							- cop										
				Status					Г	Defau	ılt V:	alue					
			Po	wer On Seque	nce S	SC[15	:0]=00	00h		Joint			0]=00	EFh			
Default				SW Reset			:0]=00				CTL's	B5 :	= 0: EC	[15:0]= [15:0]=			
				HW Reset	5	SC[15	:0]=00	00h					:0]=01				
	<u> </u>																

Page 96 of 219 Version: 0.06





Page 97 of 219 Version: 0.06






#### 8.2.21. Page Address Set (2Bh)

2Bh						PASET (I	Page A	Addre	ess Set)					
	D/CX	RDX	WRX	D[15:8]	D7	D6		)5	D4	D3	D2	D1	D0	HEX
Command	0	1	<b>↑</b>	xxxxxxxx	0	0		1	0	1	0	1	1	2Bh
1 <sup>st</sup> Parameter	1	1	1	XXXXXXXX		•			SP[	15:8]		•	•	XX
2 <sup>nd</sup> Parameter	1	1	1	XXXXXXXX						[7:0]				XX
3 <sup>rd</sup> Parameter	1	1	<b>↑</b>	XXXXXXX					EP[	[15:8]				XX
4 <sup>th</sup> Parameter	1	1	<b>↑</b>	XXXXXXXX					EP	[7:0]				XX
Description	other of represe	driver si	tatus. Th		P[15:0]	and EP[1							_	
Restriction	SP[15:	SP[15:0		pe equal to or le 5:0] is greater to pred.			n MAD	CTL's	s B5 = 0)	or 013Fh	(When M	IADCTL's	B5 = 1), da	ata of
						Statu				Availab				
Register						e On, Idle M				Yes				
						e On, Idle M				Yes				
Availability						On, Idle M				Yes				
				Partia	l Mode	On, Idle M		n, Sle	eep Out	Yes				
						Sleep	In			Yes	<b>i</b>			
				Status					efault Va					
D-( ''			Po	ower On Seque	nce S	SP[15:0]=0	000h			P[15:0]=0				
Default				SW Reset	;	SP[15:0]=0	000h			B5 = 0: E B5 = 1: E				
				HW Reset	;	SP[15:0]=0	000h		EI	P[15:0]=0	1EFh			
	1								· ·	· · · · · · · · · · · · · · · · · · ·				

Page 98 of 219 Version: 0.06





Page 99 of 219 Version: 0.06






### 8.2.22. Memory Write (2Ch)

2Ch				,		RAMWR	(Memory	Write)					
	D/OV	DDY	WDY	DIACO	1		1						LIEV
Commond	D/CX	RDX	WRX	D[15:8]	D7	<u>D6</u>	D5	D4	D3	D2	D1	D0	HEX
Command 1 <sup>st</sup> Parameter	0	1	<u> </u>	XXXXXXXX	0	0	1	0 1[15:0]	1	1	0	0	2Ch XX
	1	1	<u> </u>					x[15:0]					XX
N <sup>th</sup> Parameter	1	1	<u> </u>					n[15:0]					XX
Description	This co specified If Memore The column increme process ignored If Memore The col in fram page re Pixels a	ommanded by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presented by presen	eceding ess Cont d page r ory at (SO er equals Pixels are ds anoth ess cont d page r ory at (SO er equals the en to the	rs image data for Column Addres  rol (36h) B5 = 0 egisters are res C, SP). The column et the End Column et written to the er command. If  rol (36h) B5 = 1 egisters are res C, SP). The page et End Page (EP et frame memory end. If the numbe	et to the Somman (EC) with the number of the set to the Some register of the set to the Some register of the set to the Some register of the set to the Some register of the set to the Some register of the set to the Some register of the set to the Some register of the set to the Some register of the set to the Some register of the set to the Some register of the set to the Some register of the set to the Some register of the set to the Some register of the set to the Some register of the set to the Some register of the set to the Some register of the set to the Some register of the set to the Some register of the set to the Some register of the set to the Some register of the set to the Some register of the set to the Some register of the set to the Some register of the set to the Some register of the set to the Some register of the set to the Some register of the set to the Some register of the set to the Some register of the set to the Some register of the set to the Some register of the set to the Some register of the set to the Some register of the set to the Some register of the set to the Some register of the set to the Some register of the set to the Some register of the set to the Some register of the set to the Some register of the set to the Some register of the set to the Some register of the set to the Some register of the set to the Some register of the set to the Some register of the set to the Some register of the set to the Some register of the set to the Some register of the set to the Some register of the set to the Some register of the set to the Some register of the set to the Some register of the set to the Some register of the set to the Some register of the set to the Some register of the set to the Some register of the set to the Some register of the set to the Some register of the set to the Some register of the set to the Some register of the set to the Some register of the set to the Some register of the set to the Some register of the set to the Some register of the set to the Some r	Start Column recolumn recolumn recolumn recommendations.	essor to I ge Addres  mn (SC) a incremen e column iil the page els exceed  mn (SC) a incremente egister is t	LI9486L's set (2B) and Start I ted and pregister is register de (EC –	Page (SP) ixels are v s then re- equals th SC + 1) *  Page (SP) xels are w to SP and	, respectively respectively.  The column (EC) visited in the column (EC) visited in the column (EC) visited in the column (EC) visited in the column (EC) visited in the column (EC) visited in the column (EC) visited in the column (EC) visited in the column (EC) visited in the column (EC) visited in the column (EC) visited in the column (EC) visited in the column (EC) visited in the column (EC) visited in the column (EC) visited in the column (EC) visited in the column (EC) visited in the column (EC) visited in the column (EC) visited in the column (EC) visited in the column (EC) visited in the column (EC) visited in the column (EC) visited in the column (EC) visited in the column (EC) visited in the column (EC) visited in the column (EC) visited in the column (EC) visited in the column (EC) visited in the column (EC) visited in the column (EC) visited in the column (EC) visited in the column (EC) visited in the column (EC) visited in the column (EC) visited in the column (EC) visited in the column (EC) visited in the column (EC) visited in the column (EC) visited in the column (EC) visited in the column (EC) visited in the column (EC) visited in the column (EC) visited in the column (EC) visited in the column (EC) visited in the column (EC) visited in the column (EC) visited in the column (EC) visited in the column (EC) visited in the column (EC) visited in the column (EC) visited in the column (EC) visited in the column (EC) visited in the column (EC) visited in the column (EC) visited in the column (EC) visited in the column (EC) visited in the column (EC) visited in the column (EC) visited in the column (EC) visited in the column (EC) visited in the column (EC) visited in the column (EC) visited in the column (EC) visited in the column (EC) visited in the column (EC) visited in the column (EC) visited in the column (EC) visited in the column (EC) visited in the column (EC) visited in the column (EC) visited in the column (EC) visited in the column (EC) visited in the column (EC) visited in the column (EC) vi	vely. Pixel the frame is and the age (EP) vely. Pixel the frame is min registe alue or the	Data 1 is memory upage regardlue or textra pix	s stored until the gister is he host kels are stored until the mented.
Restriction	There is	s no res	triction c	n length of para	ameters.								
						Status			Availab	ility			
				Norma	l Mode Or	n, Idle Mo	ode Off, SI	eep Out	Yes				
Register				Norma	ıl Mode Or	n, Idle Mo	ode On, SI	eep Out	Yes				
Availability				Partia	l Mode On	, Idle Mo	de Off, Sle	ep Out	Yes				
				Partia	l Mode On	, Idle Mo	de On, Sle	ep Out	Yes				
						Sleep Ir	1		Yes				
					Status		D	efault Va	lue				
Default				Power	On Seque	nce Co	ontents of	memory is	s set rand	omly			
Delault				SI	N Reset	Co	ontents of	memory is	s set rand	omly			
				H	N Reset	Co	ontents of	memory is	s set rand	omly			

Page 100 of 219 Version: 0.06







Page 101 of 219 Version: 0.06






### 8.2.23. Memory Read (2Eh)

	viernory Read (2EII)													
2Eh	RAMRD (Memory Read)													
	D/CX	RDX	WRX	D[15:8]	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	XXXXXXXX	0	0	1	0	1	1	1	0	2Eh	
1 <sup>st</sup> Parameter	1	1	1	XXXXXXXX X X X X X X X X							XX			
2 <sup>nd</sup> Parameter	1	1	1		D1[15:0]									
:	1	1	1	Dx[15:0]										
(N+1) <sup>th</sup> Parameter	1	1	1		Dn[15:0]									
	This co	ommano	transfe	rs image data t	from ILI9	486L's fr	ame memo	ory to the	host pro	cessor sta	arting at t	he pixel	ocation	
	specified by preceding set_column_address and set_page_address commands.													
	If Memory Access control B5 = 0:													
	The column and page registers are reset to the Start Column (SC) and Start Page (SP), respectively. Pixels are read from frame memory at (SC, SP). The column register is then incremented and pixels read from the frame memory until the column register equals the End Column (EC) value. The column register is then reset to SC and the page register is incremented. Pixels are read from the frame memory until the page register equals the End Page (EP) value or the host													
													he host	
Description	on processor sends another command.  If Memory Access Control B5 = 1:													
		•		registers are res	set to the	Start Co	lumn (SC)	and Start	Page (SP	), respect	tively. Pixe	els are re	ad from	
	frame i	memory	at (SC,	SP). The page	register i	s then in	cremented	and pixe	ls read fro	m the fra	me memo	ory until th	ne page	
	registe	r equals	the End	d Page (EP) va	lue. The	page reg	ister is the	n reset to	SP and	the colum	nn registe	r is increr	mented.	
	Pixels	are reac	d from th	e frame memor	y until the	e column	register ed	luals the	End Colur	nn (EC) v	alue or th	e host pro	ocessor	
	sends	another	commar	nd.										
Restriction	There i	s no res	striction o	on length of para	ameters.									
						Status	2		Availab	ility				
				Norma	al Mode C		lode Off, SI	een Out	Yes					
Register									Yes					
Availability	Normal Mode On, Idle Mode On, Sleep Out Yes  Partial Mode On, Idle Mode Off, Sleep Out Yes													
Availability														
		Partial Mode On, Idle Mode On, Sleep Out Yes  Sleep In Yes												
				<u> </u>		Oleeh I			162					
	İ													
	Status Default Value													
Default	Power On Sequence Contents of memory is set randomly													
Doladit	SW Reset Contents of memory is set randomly													
		HW Reset Contents of memory is set randomly												

Page 102 of 219 Version: 0.06







Page 103 of 219 Version: 0.06





#### 8.2.24. Partial Area (30h)

30h	PLTAR (Partial Area)													
												HEX		
Command	0	1	VV⊓∧ ↑	XXXXXXXX	0	0	1	1	0	0	0	0	30h	
1 <sup>st</sup> Parameter	1	1	<u> </u>	XXXXXXXX				<u> </u>	15:8]				XX	
2 <sup>nd</sup> Parameter	1	1	1		XXXXXXXX SR[7:0]									
3 <sup>rd</sup> Parameter	1	1	1	XXXXXXX										
4 <sup>th</sup> Parameter	1	1	1											
	This countries to the lift End	1 pmmand t defines Frame M Row>St	art Row	XXXXXXXX  XXXXXXXX  the Partial Dis  rt Row (SR) and  when MADCTL  Start Row  SR[15:0] →  when MADCTL  End Row  ER[15:0] →  Start Row  SR[15:0] →  Start Row  SR[15:0] →  Start Row  SR[15:0] →	B4=0:-			ER ere are tw	[7:0] /o parame	the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following the following th				
	If End Row = Start Row then the Partial Area will be one row deep.													
	X = don't care.													
Restriction	SR[15:	0] and E	R[15:0]	cannot be 0000	h nor exc	eed the la	st vertical	line numl	ber (01EF	h).				

Page 104 of 219 Version: 0.06





1				-
		Status	Availability	
agistor		ode On, Idle Mode Off, Sleep Ou		1
egister		ode On, Idle Mode On, Sleep Ou		
ailability		de On, Idle Mode Off, Sleep Ou		
	Partial Mo	de On, Idle Mode On, Sleep Ou		
		Sleep In	Yes	]
	Status	Default	Value	
Pr	ower On Sequence	SR[15:0]=0000 <sub>HEX</sub>	ER[15:0]=01	DFHEY
efault	SW Reset	SR[15:0]=0000 <sub>HEX</sub>	ER[15:0]=01	
	HW Reset	SR[15:0]=0000 <sub>HEX</sub>	ER[15:0]=01	
PTLAI  1st Parame 2nd Parame	Mode  R (30h)  ter: SR[15:8]  ter: ER[15:8]  ter: ER[7:0]	DISPOFF (28h)  NORON (13h)  Enterin  Normal Mode ON  turns Pai  Mode O	ode tial	Le Con Par Di A A Sequen

Version: 0.06





#### 8.2.25. Vertical Scrolling Definition (33h)

33h	VSCRDEF (Vertical Scrolling Definition)												
	D/CX	RDX	WRX	D[15:8]	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XXXXXXX	0	0	1	1	0	0	1	1	33h
1 <sup>st</sup> Parameter	1	1	1	XXXXXXX	TFA[15:8]								
2 <sup>nd</sup> Parameter	1	1	1	XXXXXXX	TFA[7:0]								
3 <sup>rd</sup> Parameter	1	1	1	XXXXXXX	VSA[15:8]								
4 <sup>th</sup> Parameter	1	1	1	XXXXXXX	VSA[7:0]								
5 <sup>th</sup> Parameter	1	1	1	XXXXXXX	BFA[15:8]								
6 <sup>th</sup> Parameter	1	1	<b>↑</b>	XXXXXXX	BFA[7:0]								


This command defines the display vertical scrolling area.

#### Memory Access Control (36h) B4 = 0:

The 1st & 2nd parameter, TFA[8:0], describes the Top Fixed Area in number of lines from the top of the frame memory. The top of the frame memory and top of the display device are aligned. The 3rd & 4th parameter, VSA[8:0], describes the height of the Vertical Scrolling Area in number of lines of frame memory from the Vertical Scrolling Start Address. The first line of the Vertical Scrolling Area starts immediately after the bottom most line of the Top Fixed Area. The last line of the Vertical Scrolling Area ends immediately before the top most line of the Bottom Fixed Area.

The 5th & 6th parameter, BFA[8:0], describes the Bottom Fixed Area in number of lines from the bottom of the frame memory. The bottom of the frame memory and bottom of the display device are aligned.

TFA, VSA and BFA refer to the Frame Memory Line Pointer.



#### Description

#### Memory Access Control (36h) B4 = 1:

The 1st & 2nd parameter, TFA[8:0], describes the Top Fixed Area in number of lines from the bottom of the frame memory. The bottom of the frame memory and bottom of the display device are aligned.

The 3rd & 4th parameter, VSA[8:0], describes the height of the Vertical Scrolling Area in number of lines of frame memory from the Vertical Scrolling Start Address. The first line of the Vertical Scrolling Area starts immediately after the top most line of the Top Fixed Area. The last line of the Vertical Scrolling Area ends immediately before the bottom most line of the Bottom Fixed Area.


The 5th & 6th parameter, BFA[8:0], describes the Bottom Fixed Area in number of lines from the top of the frame memory. The top of the frame memory and top of the display device are aligned.

TFA, VSA and BFA refer to the Frame Memory Line Pointer.

Page 106 of 219 Version: 0.06








Page 107 of 219 Version: 0.06





Page 108 of 219 Version: 0.06





### 8.2.26. Tearing Effect Line OFF (34h)

34h					TEO	FF (Teari	ng Effect I	ine OFF	-)							
	D/CX	RDX	WRX	D[15:8]	D7	D6	D5	D4	D3	D2	D1	D0	HEX			
Command	0	1	<b>↑</b>	XXXXXXXX	0	0	1	1	0	1	0	0	34h			
Parameter						Noı	parameter									
Description	This co	mmand	turns off	ILI9486L's Teari	ng Effect	output sig	nal on the	TE signa	ıl line.							
Restriction	This co	mmand	has no e	effect when the T	earing Eff	ect output	t is already	off.								
						Status			Availabil	ity						
				Norma	Mode Or	n, Idle Mo	de Off, Sle	ep Out	Yes							
Register				Norma	Mode Or	n, Idle Mo	de On, Sle	ep Out	Yes							
Availability				Partial	Mode On	, Idle Mod	de Off, Slee	ep Out	Yes							
				Partial	Mode On	, Idle Mod	de On, Slee	ep Out	Yes							
						Sleep In			Yes							
Default		StatusDefault ValuePower On SequenceOFFSW ResetOFFHW ResetOFF														
Flow Chart				TE	OFF (34h)			Coo Pa	mmand rameter isplay Action Mode							

Page 109 of 219 Version: 0.06






### 8.2.27. Tearing Effect Line ON (35h)

35h					TE	ON (Tearin	ng Effect L	ine ON	)						
	D/CX	RDX	WRX	D[15:8]	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
Command	0	1	↑ ↑	XXXXXXXX	0	0	1	1	0	1	0	1	35h		
Parameter	1	1	1	XXXXXXXX	X	X	X	X	X	X	X	M	XX		
Parameter			•		•	No p	arameter			•			•		
	This co	mmand	is used t	o turn ON the Te	earing Effe	ect output	signal from	the TE	signal line	. This outp	out is not	affected b	у		
	changii	ng MAD	CTL bit E	34. The Tearing E	Effect Line	e On has o	ne parame	eter whic	h describe	s the mod	le of the T	Tearing Et	ffect		
	Output	Line.													
	(X=Dor	n't Care)													
	When I	M=0:													
	The Te	aring Ef	fect Outp	out line consists o	of V-Blank	king inform	ation only:								
		tvdl → tvdh													
Description	Verti	Vertical Time Scale													
	When I	When <b>M=1</b> :													
	The Te	When M=1:  The Tearing Effect Output Line consists of both V-Blanking and H-Blanking information:													
	Vertical Time Scale  Note: During Sleep In Mode with Tearing Effect Line On, Tearing Effect Output pin will be active Low.														
		n't care.													
Restriction	This co	mmand	has no e	effect when the T	earing Ef	fect output	is already	off.							
						Ctatus			Availabii	1:4.,					
				Norma	I Mode O	Status n, Idle Mod	la Off Sla	en Out	Availabi Yes	iity					
Register						n, Idle Mod			Yes						
Availability						n, Idle Mod			Yes						
, , , , , , , , , , , , , , , , , , , ,						n, Idle Mod		•	Yes						
				Sleep I	n				Yes						
						Status		fault Va	lue						
						On Seque	ence	OFF							
Default					1 044 5			$\circ$ rr	1						
Default					SW R			OFF OFF							

Page 110 of 219 Version: 0.06





Page 111 of 219





#### 8.2.28. Memory Access Control (36h)


36h		MADCTL (Memory Access Control)												
	D/CX	RDX	WRX	D[15:8]	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	XXXXXXX	0	0	1	1	0	1	1	0	36h	
Parameter	1	1	1	XXXXXXX	MY	MX	MV	ML	BGR	MH	Χ	Χ	XX	


This command defines read/write scanning direction of frame memory.

This command makes no change on the other driver status.

Bit	Symbol	Name	Description
D7	MY	Row Address Order	
D6	MX	Column Address Order	These 3 bits control MPU to memory write/read direction.
D5	MV	Row / Column Exchange	
D4	ML	Vertical Refresh Order	LCD vertical refresh direction control.
D3	BGR	RGB-BGR Order	Color selector switch control (0=RGB color filter panel, 1=BGR color filter panel)
D2	MH	Horizontal Refresh ORDER	LCD horizontal refreshing direction control.
D1	Χ	Reserved	Reserved
D0	Χ	Reserved	Reserved


X = don't care.






Description







### ML(Vertical refresh order bit)="1"



BGR(RGB-BGR Order control bit)="0"



BGR(RGB-BGR Order control bit)="1"




The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

Page 112 of 219 Version: 0.06







Page 113 of 219 Version: 0.06





#### 8.2.29. Vertical Scrolling Start Address (37h)


37h		VSCRSADD (Vertical Scrolling Start Address)												
	D/CX	RDX	WRX	D[15:8]	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	<b>↑</b>	XXXXXXX	0	0	1	1	0	1	1	1	37h	
1 <sup>st</sup> Parameter	1	1	<b>↑</b>	XXXXXXX				VSP[	15:8]				XX	
2 <sup>nd</sup> Parameter	1	1	<b>↑</b>	XXXXXXX	VSP[7:0]									

This command is used together with Vertical Scrolling Definition (33h). These two commands describe the scrolling area and the scrolling mode. The Vertical Scrolling Start Address command has one parameter which describes the address of the line in the Frame Memory that will be written as the first line after the last line of the Top Fixed Area on the display as illustrated below:-

When MADCTL B4=0

Example:

When Top Fixed Area = Bottom Fixed Area = 00, Vertical Scrolling Area = 480 and VSP='3'.




Description

When MADCTL B4=1

Example:

When Top Fixed Area = Bottom Fixed Area = 00, Vertical Scrolling Area = 480 and VSP='3'.



Notes: (1) When new Pointer position and Picture Data are sent, the result on the display will happen at the next Panel Scan to avoid tearing effect.

VSP refers to the Frame Memory line Pointer.

X = Don't care

Page 114 of 219 Version: 0.06





Restriction	Since the value of the Vertical So fixed area (defined by Vertical So	-		•		• * *	er t		
Register Availability		Normal I Partial I	Status  Mode On, Idle Mode Off  Mode On, Idle Mode On  Mode On, Idle Mode Off  Mode On, Idle Mode On,  Sleep In	, Sleep Out Sleep Out	Availability Yes Yes Yes Yes Yes Yes				
Default		Sleep In Yes  Status Default Value Power On Sequence 00h SW Reset 00h HW Reset 00h							
Flow Chart	See Vertical Scrolling Definition	(33h) desc	cription.						

Version: 0.06





### 8.2.30. Idle Mode OFF (38h)

38h						IDMOFF (	ldle Mode	OFF)					
	D/CX	RDX	WRX	D[15:8]	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XXXXXXX	0	0	1	1	1	0	0	0	38h
Parameter						No	oarameter						
Description				LI9486L to exi			144 colors.						
Restriction	This co	mmand	has no e	ffect when ILIS	486L is not	in Idle mo	ode.						
						Status			Availabil	ity			
				Norm	al Mode O	n, Idle Mo	de Off, Sle	ep Out	Yes				
Register				Norm	al Mode O	n, Idle Mo	de On, Sle	ep Out	Yes				
Availability				Part	al Mode Or	n, Idle Mod	de Off, Slee	ep Out	Yes				
				Parti	al Mode Or	n, Idle Mod	de On, Slee	p Out	Yes				
						Sleep In			Yes				
					Sta	itus	De	fault Val	ue				
Default					Power On	Sequence	e Idl	e Mode (	Off				
Delault					SWI	Reset	ldl	e Mode (	Off				
					HW	Reset	ldl	e Mode (	Off				
Flow Chart				ID	e Mode ON			CCC Per CCC	egend  ommand  arameter  Display  Action  Mode				

Page 116 of 219 Version: 0.06






#### 8.2.31. Idle Mode ON (39h)

39h						IDMON (Id	lle Mode	ON)					
	D/CX	RDX	WRX	D[15:8]	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑ ↑	XXXXXXXX	0	0	1	1	1	0	0	1	39h
Parameter				7000000		1	arameter						1 00
	This co	mmand	is used to	o enter into Idle	mode on.	•							
	In the id	dle on m	ode, colo	or expression is	reduced. 1	he primary	and the	seconda	ary colors us	sing MSB	of each F	R, G and	B in the
	Frame	Memory	, 8 color o	depth data is dis	splayed.								
				Memory					Pa	nel Disp	olav		
		-				-							
						-							
						-							
		_				-	N						
						-		>					
						=			-				
Description						_							
						-							
						_							
				_		ory Conten	ts vs Dis	olay Colo	or				
					R <sub>5</sub> R <sub>4</sub> R <sub>3</sub> R <sub>2</sub>		i <sub>5</sub> G <sub>4</sub> G <sub>3</sub> C		B <sub>5</sub> B <sub>4</sub> B <sub>3</sub> 0XX	B <sub>2</sub> B <sub>1</sub> B <sub>0</sub>	1		
				Black Blue	0XXXX		0XXX 0XXX		1XX		1		
				Red	1XXXX	(X	0XXX	XX	0XX	XXX	]		
				Magenta Green	1XXXX 0XXXX		0XXX 1XXX		1XX 0XX		4		
				Cyan	0XXXX		1XXX		1XX		1		
				Yellow	1XXXX	(X	1XXX	XX	0XX	XXX	]		
				White	1XXXX	(X	1XXX	XX	1XX	XXX	_		
	X = dor	i't care.											
Restriction	This co	mmand	has no e	ffect when mode	ule is alrea	ıdy in idle o	ff mode.						
										_			
						Status			Availabili	ty			
Register						n, Idle Mod			Yes				
						n, Idle Mod			Yes				
Availability						n, Idle Mode			Yes				
				Partia	al Mode Or	n, Idle Mode	e On, Sie	ep Out	Yes				
						Sleep In			Yes				
						Status		efault Va					
Default						On Sequen		mode C					
						W Reset		mode C					
	Ī				H	W Reset	Idle	e mode C	ノトト				

Version: 0.06







Page 118 of 219 Version: 0.06





#### 8.2.32. Interface Pixel Format (3Ah)

	nterta	ice P	ixei	LOU	ııal	(3/	4(1)										
3Ah							COL	MOD (Int	erfac	e Pixe	I Fo	rmat	)				
	D/CX	RDX	WRX	x	D[15:	8]	D7	D6		)5	D4		D3	D2	D1	D0	HEX
Command	0	1	1	XX	XXXX	XXX	0	0		1	1		1	0	1	0	3Ah
Parameter	1	1	↑		XXXX				[3:0]				Χ		DBI[2:0]		XX
	interfac	ce and [	)BI[2:0	)] is the	pixel	forn	or the RGB nat of CPU in the para	interface	. If a	particu	lar in	terfa	ce, eithe	r RGB inte	erface or	CPU inter	
				DP	[3:0]		RGB Inte	rface For	nat	Г	BI[2	:01	CPU In	terface Fo	ormat		
				0 0	0	0		served	iiat	0	0	0		Reserved	Jiiiat		
<b>.</b>				0 0	0	1		served		0	0	1		Reserved			
Description			(	0 0	1	0		served		0	1	0		Reserved			
			(	0 0	1	1	Re	served		0	1	1	F	Reserved			
			(	0 1	0	0	Re	served		1	0	0	F	Reserved			
			(	0 1	0	1		ts / pixel		1	0	1		bits / pixe			
				0 1	1	0		ts / pixel		1	1	0		bits / pixe	el		
			_ (	0 1	1	1	Re	served		1	1	1	F	Reserved			
Restriction	X = do	X = don't care															
								Status					Availabi	lity			
Dogistor							nal Mode C						Yes				
Register							nal Mode C						Yes				
Availability							ial Mode C						Yes				
						Pan	ial Mode C	Sleep I		m, Sie	ер О	ut	Yes Yes				
								Оюсрт					100				
Default								Status r On Seq SW Rese			fault 06 06	h	Ie .				
								HW Rese			06						ļ
Flow Chart					[	1st p	Pixel Mode  MOD (3Ah)  parameter:  D=" XXX"				7			Leg Comm Paran Disp Acti Mo Gequentia	nand neter lay ton	7	

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

Page 119 of 219 Version: 0.06






### 8.2.33. Memory Write Continue (3Ch)

3Ch					RAM	WRC (Me	mory Wi	rite Continu	ue)				
	D/CX	RDX	WRX	D[15:8]	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XXXXXXXX	0	0	1	1	1	1	0	0	3Ch
1 <sup>st</sup> Parameter	1	1	1				I	D1[15:0]					XX
<u>:</u>	1	1	1				l	Dx[15:0]					XX
N <sup>th</sup> Parameter	1	1	<u> </u>					Dn[15:0]					XX
Description	Write (: This co When t position Then D and Pa	2Ch)" command his command his command his as it his [15:0] is ge Cour Will The C	makes r mand is mas been stored inter Conf	no change to the accepted, the condition on "Memon on frame memory	other driver of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the following of the fol	ver status pister and (2Ch)" con column re s accepte ction "End Column Page"	the page mmand. gister and	register are	e not reset register inc counter tart Colum ent by 1 tart Colum	to the St	art Columi	n/Start Page  below: Co  nter  rt Page"  ge  by 1	ge
Restriction				n length of para		е.							
						Ctatus			Availabil	:+.,			
				Norm	al Mode (	Status On Idle M		Sleep Out	Availabil Yes	ity			
Register								Sleep Out	Yes				
Availability								Sleep Out	Yes				
, tranability								Sleep Out	Yes				
						Sleep l		·	Yes				
<u> </u>													
					Status			Default Val	lue				
Defeat					On Seque	ence Co	ontents o	of memory is		mly			
Default					W Reset			of memory is		-			
					W Reset			of memory is					
							-						

Page 120 of 219 Version: 0.06







Page 121 of 219 Version: 0.06






#### 8.2.34. Memory Read Continue (3Eh)

3Eh		_			RAME	RDRC (Me	mory R	Read Contir	nue)				
	D/CX	RDX	WRX	D[15:8]	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XXXXXXX	0	0	1	1	1	1	1	0	3Eh
1 <sup>st</sup> Parameter	1	1	1	XXXXXXXX	Χ	X	Χ	X	Х	Х	X	X	XX
2 <sup>nd</sup> Parameter	1	1	1					D1[15:0]					XX
:	1	1	1					Dx[15:0]					XX
N <sup>th</sup> Parameter	1	1	1					Dn[15:0]					XX
Description	Read (i This co When t position Then D Column	2Eh)" command this command as as it holds as it holds and Parameter William and Parameter The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command The Command	mand is mand is read based on the RAM Comolumn of Page Can be sto	to transfer data for the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of	other driver of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of the memore of	ver status. ister and t (2Eh)" con y and the s accepted tion "End Colu	he page nmand. column  d   I	e register ard register and Column Return to "S	e not reset the page counter tart Colument by 1	to the Staregister in Retu	art Columr	n/Start Page nter rt Page ge by 1	ge
Restriction				n length of para memory in Slee		e.							
Register Availability	No access in the frame memory in Sleep In mode.    Status												
Default				Power S	Status On Seque W Reset W Reset	Co	ontents o	Default Va of memory is of memory is	s set rando s set rando	omly			

Page 122 of 219 Version: 0.06







Page 123 of 219 Version: 0.06





#### 8.2.35. Write Tear Scan Line (44h)

8.2.35. V	vrite	ıear	Scan	Line (44h)									
44h					TES	SLWR (W	rite Tear S	Scan Line	<del>=</del> )				
	D/CX	RDX	WRX	D[15:8]	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	<u> </u>	XXXXXXXX	0	1	0	0	0	1	0	0	44h
1 <sup>st</sup> Parameter	1	1	1	XXXXXXXX					15:8]				XX
2 <sup>nd</sup> Parameter	This as	1	<b>4</b>	XXXXXXXX	wine Effect	4 4 4			7:0]			aa liaa N	The TE
				the display Tea	-	·	-	_		•	-		
	signal	is not a	iffected I	by changing Me	emory Ac	cess Cont	rol bit B4	. The Te	aring Effe	ct Line O	n has one	e parame	ter that
	describ	es the T	Γearing E	Effect Output Lin	e mode. T	he Tearin	g Effect O	utput line	consists of	of V-Blank	ing inform	ation only	
								tvdl		. 1	tvdh		
Description						◄		tvai		→	· ·	-	
	Ver	tical <sup>7</sup>	Time S	Scale <i>f</i>		$\supset$				f	1	1	
	Note th	nat Set T	ear Sca	n Line with N = 0	) is equiva	alent to Te	aring Effe	ct Line Ol	N with M =	0.			
	The Te	aring Ef	fect Out	out line shall be	active low	when ILIS	9486L is ir	n Sleep m	ode.				
Restriction	This co	mmand	has no	effect when Tea	rina Effect	output is	already O	N.					
						Status			Availabi	lity			
Deviates				Norma	al Mode C	n, Idle Mo	de Off, SI	eep Out	Yes				
Register							de On, SI		Yes				
Availability							de Off, Sle		Yes				
				Partia	ıı ivlode O	Sleep Ir	de On, Sle	eep Out	Yes Yes				
						Cloop II	•		100				
					Statu	•		ofoult Va	duo				
				Po	Statu wer On Se		, D	efault Va 00h	iiue				
Default				1.0	SW Re	•		No chang	ge				
					HW Re			00h					
				TE Outn	ut ON or C	)EE		!	 Leg	 end	<u>!</u>		
				TE Outp	ul ON OI C			ļ	Leg	enu —			
									Comr	nand	l I		
					<u> </u>				Parar		7		
				TESI	-WR (44h)	,		_		==	 		
								(	Disp	lay	į		
					<u> </u>			į,	Act	ion	į		
Flow Chart			,	/ 1st Para	meter: N	[15:8]				-			
1 low onait			Δ		1		_/	( 	Mo	ue	 		
					1				Sequentia	l transfer	\		
					▼		7	\	Joquerilla		ノー		
			/	/ 2nd Par	ameter : N	I[7:0]		L			j		
			_				_						
					<b>V</b>								
				TE Line	e Output C	ON )							
	l												

Version: 0.06





### 8.2.36. Read Scan Line (45h)

45h					TE	SLRD (Re	ead Tear S	Scan Line	)				
	D/CX	RDX	WRX	D[15:8]	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1115	XXXXXXXX	0	1	0	0	0	1	0	1	45h
1 <sup>st</sup> Parameter	1	1	1	XXXXXXX	Х	Х	Х	Х	Х	Х	Х	Х	XX
2 <sup>nd</sup> Parameter	1	1	1	XXXXXXX				N[1	5:8]				XX
3 <sup>rd</sup> Parameter	1	1	1	XXXXXXX				N[	7:0]				XX
Description	device Line 0.	is define	ed as VS	current scan line YNC + VBP + V	ACT + VF	P. The fir	st scan lin	e is define	ed as the f				
Restriction	None												
						Status			Availabi	lity			
Dogistor							ode Off, SI		Yes				
Register							ode On, SI	-	Yes				
Availability							de Off, Sle	•	Yes				
				Partia	ıl Mode O		de On, Sle	eep Out	Yes				
						Sleep Ir	1		Yes				
				Dec	Statu		D	efault Va	lue				
Default				P0	wer On Se SW Re			00h No chang	10	_			
					HW Re			00h	je –				
Flow Chart				TESLRD (45h)  Dummy Read  Parameter : N[	15:8]		Host  ILI9486	 S		Com Para Dis Ac	mand meter play tion ode		

Page 125 of 219 Version: 0.06





### 8.2.37. Write Display Brightness Value (51h)

51h					WRDIS	BV (Write	Display	Brightne	ss)				
	D/CX	RDX	WRX	D[15:8]	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XXXXXXXX	0	1	0	1	0	0	0	1	51h
1 <sup>st</sup> Parameter	1	1	<u> </u>	XXXXXXX				DBV	[7:0]				XX
Description	DBV[7	<b>:0]</b> : 8 bit OUT pin	, for disp	o adjust the brig lay brightness of ol the LED drive is that 00h value	f manual r IC in or	brightnes	s setting a	ay brightne	ess.			•	
Restriction													
Register Availability				Normal   Partial N	Mode ON lode ON,	Status , Idle Mod I, Idle Mod Idle Mod , Idle Mod Sleep IN	de ON, SI e OFF, SI le ON, SI	eep OUT	Availal Yes Yes Yes Yes Yes	S S S S S			
Default							ence	0efault Val 00h 00h	Je				
Flow Chart													

Page 126 of 219 Version: 0.06





### 8.2.38. Read Display Brightness Value (52h)

52h		Ė		R	DDISBV	(Read Dis	splay Brid	ghtness \	/alue)				
	D/CX	RDX	WRX	D[15:8]	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑ ↑	XXXXXXXX	0	1	0	1	0	0	1	0	52h
1 <sup>st</sup> Parameter	1	1	1	XXXXXXX	X	Х	X	Х	X	Х	Х	Х	XX
2 <sup>nd</sup> Parameter	1	1	1	XXXXXXX				DBV	[7:0]				XX
Description	DBV[7: DBV[7: DBV[7: When It Control comma ILI9486 2 RDX	0] is res 0] is '0' 0] is ma bit BCTF (55h)" ( and. SL is sen cycle) o	et when when bit nual set RL of "Wr command ding 2nd n paralle	o return the brig display is in slee BCTRL of "Write brightness speci ite CTRL Display d are '0', DBV[7:0 parameter value I MCU interface. ent on DSI (The	p-in mode CTRL D fied with y (53h)" c 0] output	e. isplay (53 "Write CT ommand is the brig	h)" comm RL Displa is '1' and htness va	y (53h)" c C1/C0 bit alue specif	ommand of "Write ied with '	Content 'Write Di	Adaptive l	Brightnes:	1h)"
Register Availability				poility S S S S S									
Default						Status ON Sequ /W Reset	ence	efault Valu 00h 00h	Je				
			(P/S	I I/F Mode X = Low)		(P/	Ilel I/F SX = H RDDIS my Rea	BV ad	Ho Displa	ost	Paran Dis Ac Sequ	gend mand	7

Page 127 of 219 Version: 0.06






### 8.2.39. Write CTRL Display Value (53h)

53h					WRC	TRLD (W	rite Contro	ol Display	<i>'</i> )				
	D/CX	RDX	WRX	D[15:8]	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XXXXXXX	0	1	0	1	0	0	1	1	53h
1 <sup>st</sup> Parameter	1	1	1	XXXXXXX	X	Χ	BCTRL	Х	DD	BL	X	X	XX
	This co	mmand	is used	to control displa	y brightne	SS.							
	BCTRL	: Brighti	ness Co	ntrol Block On/C	Off, This bi	t is alway	s used to s	witch brig	ghtness				
	for disp	olay.											
				BCTRL			Descript	tion					
				0			ntrol Block						
				1			trol Block C			ive)			
	<b>DD</b> : Dis	splay Dir	mming C	ontrol. This fund	ction is on	ly for ma	nual brightr	ness settii	ng.				
					D	D	Descriptio	n					
1					С		lay Dimmin						
Description					1	Disp	olay Dimmir	ng ON					
	<b>BL</b> : Ba	cklight C	Control C	n/Off									
					В		Description						
1					0		light Contro						
	Dimmir	na functi	on is ada	apted to the brig	thtness re		klight Contr r display wl		CTRL is c	hanged a	t DD=1. e	a. BCTB	1:0->
	1 or 1-:	_	oo aa.	.p. 0		9.0.0.0	. a.op.a,			agou a	22 ., 0	.g. 20	0 ,
			ange fro	m "On" to "Off",	hacklight	ie turned	off without	aradual	dimmina	even if di	mmina-on	(DD_1)	aro
	selecte		iange no	III OII 10 OII ,	Dackiigiit	is turried	On Without	graduar	animing,	even ii di	illilling-on	1 (00=1)	aic
		n't care											
	X = D0	ni care											
Restriction													
						Status			Availab	nility			
				Normal	Mode ON		de OFF, Sle	ep OUT	Yes				
Register				Normal	Mode ON	I, Idle Mo	de ON, Sle	ep OUT	Yes	1			
Availability				Partial I	Mode ON,	Idle Mod	de OFF, Sle	ep OUT	Yes	<u>;                                    </u>			
				Partial	Mode ON		de ON, Sle	ep OUT	Yes				
						Sleep II	N		Yes	;			
									_				
D-4 "						Status		efault Valu	ue e				
Default						ON Sequ		00h					
					<u> </u>	I/W Rese	ι	00h					

Page 128 of 219 Version: 0.06







Page 129 of 219 Version: 0.06





#### 8.2.40. Read CTRL Display Value (54h)

Command         0         1         ↑         XXXXXXXXX         0         1         0         1         0         1           1st Parameter         1         ↑         1         XXXXXXXXX         X         X         X         X         X         X	D1 D0 0 0 X X X X	HEX 54h
Command 0 1 ↑ XXXXXXXX 0 1 0 1 0 1 0 1 1 1 1 1 1 1 1	0 0 X X	
1	Х Х	54h
2 <sup>nd</sup> Parameter 1 ↑ 1 XXXXXXXX X X BCTRL X DD BL  This command is used to control display brightness.  BCTRL: Brightness Control Block On/Off, This bit is always used to switch brightness for display.  BCTRL Description  0 Brightness Control Block OFF (DBV[7:0]=00h)  1 Brightness Control Block ON (DBV[7:0] is active)		
This command is used to control display brightness.  BCTRL: Brightness Control Block On/Off, This bit is always used to switch brightness for display.  BCTRL Description  0 Brightness Control Block OFF (DBV[7:0]=00h)  1 Brightness Control Block ON (DBV[7:0] is active)	<u> </u>	XX
BCTRL: Brightness Control Block On/Off, This bit is always used to switch brightness for display.  BCTRL Description  0 Brightness Control Block OFF (DBV[7:0]=00h)  1 Brightness Control Block ON (DBV[7:0] is active)		XX
BCTRL Description  0 Brightness Control Block OFF (DBV[7:0]=00h)  1 Brightness Control Block ON (DBV[7:0] is active)		
0 Brightness Control Block OFF (DBV[7:0]=00h) 1 Brightness Control Block ON (DBV[7:0] is active)		
1 Brightness Control Block ON (DBV[7:0] is active)		
<b>DD</b> : Display Dimming Control. This function is only for manual brightness setting.		
Description Description		
0 Display Dimming OFF		
1 Display Dimming ON		
BL: Backlight Control On/Off		
BL Description		
0 Backlight Control OFF 1 Backlight Control ON		
X = Don't care		
Restriction		
Status Availability		
Normal Mode ON, Idle Mode OFF, Sleep OUT Yes		
Register Normal Mode ON, Idle Mode ON, Sleep OUT Yes		
Availability Partial Mode ON, Idle Mode OFF, Sleep OUT Yes		
Partial Mode ON, Idle Mode ON, Sleep OUT Yes		
Sleep IN Yes		
Status Default Value  Default Power ON Sequence 00h		
Default Power ON Sequence 00h  H/W Reset 00h		
11/1/1/10301 0011		
	Legend	
Serial I/F Mode Parallel I/F Mode	1	
(P/SX = Low)   (P/SX = High)	Command	į
	arameter /	7
Read RDCTRLD Read RDCTRLD		
Host	Display	į
Flow Chart Display		-
Send 2nd Parameter Dummy Read	Action	i
		-
	Mode )	į
Send 2 <sup>nd</sup> Parameter		!
	Sequential	
	transfer	4
		-

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

Page 130 of 219 Version: 0.06





### 8.2.41. Write Content Adaptive Brightness Control Value (55h)

55h				WRCA	BC (Write	e Content	Adaptive	Brightne	ess Contro	ol)			
	D/CX	RDX	WRX	D[15:8]	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	<b>↑</b>	XXXXXXXX	0	1	0	1	0	1	0	1	55h
1 <sup>st</sup> Parameter	1	1	1	XXXXXXX	X	Х	X	X	X	Χ	C[	1:0]	XX
Description		s possib		to set paramete	les for co	ntent adap		e function ion DFF e Image ure			-		low.
Restriction													
Register Availability				Normal Partial I	Mode ON	l, Idle Mod , Idle Mod	de OFF, SI de ON, SIe e OFF, SIe de ON, SIe	eep OUT eep OUT	Availabi Yes Yes Yes Yes	lity			
Default						Status ON Sequ I/W Reset	ience	efault Valu 00h 00h	Je				
Flow Chart					1 <sup>st</sup> paran	RCABC  meter: C[1  Adaptive ge Mode	_				Legend Comma Paramete Displa Action Mode Sequent transfe	nd y y	

Page 131 of 219 Version: 0.06





#### 8.2.42. Read Content Adaptive Brightness Control Value (56h)

	Cau C	Jonic	III Au	aptive Bri										
56h				RDCAE	BC (Read	Con	tent	Adaptive	Brightne	ss Contr	ol)			
	D/CX	RDX	WRX	D[15:8]	D7	D	)6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XXXXXXXX	0	1	1	0	1	0	1	1	0	56h
1 <sup>st</sup> Parameter	1	1	1	XXXXXXXX	Х		Χ	Х	Х	Х	Х	Х	X	XX
2 <sup>nd</sup> Parameter	1	1	1	XXXXXXXX	Х	)	X	X	Х	Х	Х	C[	1:0]	XX
				o read the settir	_	-				-				is
	possibl	e to use	4 differe	nt modes for co	ntent ada	ptive	imaç	ge functior	nality whic	h are defi	ned on th	ne table be	elow.	
					C[-	[0:1		Descript	ion					
Description					0	0		CABC O						
					0	1	Use	er Interface	e Image					
					1	0		Still Pict						
					1	1		Moving Im	nage					
	X = Do	n't care												
Restriction														
						Sta	atus			Availab	ility			
				Normal	Mode ON			e OFF, Sl	een OLIT	Yes				
Register								de ON, Sle		Yes				
Availability					ep OUT	Yes								
, aa.				Yes										
						Slee	ep IN			Yes				
Default					Power			ence	efault Valu 00h 00h	ie .				
Flow Chart			(P/	al I/F Mode SX = Low) RDCABC	] [	R	(P/ ead	RDCAl	igh) BC	Hos Displa		Lege Comm Parame Disp Acti Mod	eter blay on de	

Page 132 of 219 Version: 0.06





#### 8.2.43. Write CABC Minimum Brightness (5Eh)

5Eh				WRO			ABC Mini	mum Brid	ghtness)				
	D/CX	RDX	WRX	D[15:8]	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑ ↑	XXXXXXXX	0	1	0	1	1	1	1	0	5Eh
1 <sup>st</sup> Parameter	1	1	1	XXXXXXX		1		CMB	[7:0]	I	I		XX
Description	This co  CMB[7  When 0  process  This fu  brightn  When 0  ignored  In prince	ommand  2:0]: CAE  CABC is  sing fun  nction c  ess to le  display  d.	active, (ction is whose not brightness than characteristics)	to set the miniminum brightness of CABC can not revorked as normal affect to the other CABC minimum as is turned off to is that 00h variations.	control, the educe the al, even if her function brightnes (BCTRL=	the bright on, manu ss. Smoot	eter is used rightness t ness can r al brightne th transition te CTRL E	splay for O d to avoid to less that not be chat ss setting and dimi Display (5	CABC fun too much in CABC in inged.  Manual ming functions  3h)"), CA	brightne minimum brightne ction can l	brightnes ss can be be worked num brigh	e set the das norm	Image display ral. tting is
Register Availability	Status Availability  Normal Mode ON, Idle Mode OFF, Sleep OUT Yes  Normal Mode ON, Idle Mode ON, Sleep OUT Yes  Partial Mode ON, Idle Mode OFF, Sleep OUT Yes  Partial Mode ON, Idle Mode ON, Sleep OUT Yes  Sleep IN Yes												
Default						Status ON Sequ I/W Rese	ience	efault Valu 00h 00h	ıe				
Flow Chart	WRCABCMB  Command  Parameter  CMB[70]  New Display  Luminance Value Loaded  Sequential transfer												

Page 133 of 219 Version: 0.06





### 8.2.44. Read CABC Minimum Brightness (5Fh)

5Fh					САВСМВ	(Read C		mum Brig	ghtness)				
	D/CX	RDX	WRX	D[15:8]	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑ ↑	XXXXXXXX	0	1	0	1	1	1	1	1	5Fh
1 <sup>st</sup> Parameter	1	1	1	XXXXXXXX	X	X	X	X	X	X	X	X	XX
2 <sup>nd</sup> Parameter	1	1	1	xxxxxxxx		1		CMB			I		XX
Description	In princ	ciple the	relations	he minimum brig ship is that 00h v st brightness. mum brightness	alue mea	ans the low	est brigh	tness and		s (5Eh)" c	command.		
Restriction	2 RDX	cycle) o	n paralle	I parameter value I MCU interface. Sent on DSI (The				J wants to	read mor	re than on	ie parame	ter (= mo	re than
Register Availability				Normal Partial N	Mode ON Mode ON	Status , Idle Mod I, Idle Mod , Idle Mod Sleep IN	le ON, Sle e OFF, Sle e ON, Sle	eep OUT eep OUT	Availate Yes Yes Yes Yes Yes	6 6 6			
Default						Status ON Sequ I/W Reset		efault Valu 00h 00h	ue				
Flow Chart			(P/S	I I/F Mode X = Low)  OCABCMB  Parameter		(P/ Read R	my Rea	High) CMB	Ho Displa	i	Paran  Dis  Ac  Sequ	mand neter play tion ode nential	7

Page 134 of 219 Version: 0.06





#### 8.2.45. Read First Checksum (AAh)

0.2.43. n	ouu.		JIICON	Suili (AAII	<u>/</u>								
AAh					RDF	CS (Read	I First Cl	necksum)					
	D/CX	RDX	WRX	D[15:8]	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	<b>↑</b>	XXXXXXXX	1	0	1	0	1	0	1	0	AAh
1 <sup>st</sup> Parameter	1	1	1	XXXXXXX	Х	Х	Χ	Χ	Χ	X	X	X	XX
2 <sup>nd</sup> Parameter	1	1	1	XXXXXXXX				FCS	[7:0]				XX
	This co	mmand	returns t	he first checksur	m what h	as been c	alculated	from User'	s area re	gisters ar	nd the fran	ne memo	ry after
Description				e registers and/o	or frame i	memory h	as been d	done.					
	X = car	n be '0' d	or '1'										
	It will b	e neces	sary to w	ait 150ms after t	here is the	ne last wri	e access	on User a	rea regis	ters befor	re there ca	an read th	nis
	checks	um valu	e.										
Restriction	ILI9486	SL is sen	ding 2nd	parameter value	e on the o	data lines i	f the MCI	J wants to	read mor	re than on	e parame	ter (= mo	re than
	2 RDX	cycle) o	n paralle	I MCU interface.									
		-	•	ent on DSI (The		meter is n	ot sent).						
				A1 1A	4 1 011	Status	055.0	. OUT	Availab				
Register								leep OUT	Yes Yes				
Availability						I, Idle Mod Idle Mod			Yes				
Availability						, Idle Mod			Yes				
						Sleep IN		•	Yes				
Default						Status ON Sequ /W Reset		0efault Valu 00h 00h	ie .				
Flow Chart				RDFCS  and 1 <sup>st</sup> Paran  Send FCS[7			Host			L	Leger Comm Parame Displ Actio	ter lay	

Page 135 of 219 Version: 0.06





### 8.2.46. Read Continue Checksum (AFh)

AFh					RDCFC	S (Read	Continue	Checksu	m)				
	D/CX	RDX	WRX	D[15:8]	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XXXXXXX	1	0	1	0	1	1	1	1	AFh
1 <sup>st</sup> Parameter	1	<u>↑</u>	1	XXXXXXXX	Х	Х	Х	Х	Χ	Х	Х	Χ	XX
2 <sup>nd</sup> Parameter	1	Î	1	XXXXXXX				CCS					XX
	This co	mmand	returns t	he continue che	cksum wl	hat has be	en calcul	lated conti	nuously a	after the fi	rst checks	sum has	
Description	calcula	ted from	User's a	ırea registers an	d the frar	ne memoi	y after th	e write acc	ess to th	ose regis	ters and/o	r frame n	nemory
Description	has bee	en done											
	X = car	n be '0' d	or '1'										
	It will be	e neces	sary to w	ait 300ms after	there is th	ne last wri	e access	on User a	ırea regis	ters befor	re there ca	an read th	nis
	checks	um valu	e in the f	irst time.									
Restriction	ILI9486	SL is sen	ding 2nd	parameter value	e on the c	data lines i	f the MCl	J wants to	read mor	e than on	ie parame	ter (= mo	re than
	2 RDX	cycle) o	n paralle	I MCU interface.									
		,	•			mataria m	ot cont)						
	Offity 21	iu parai	neter is s	ent on DSI (The	rsi para	meter is n	ot sent).						
						Status			Availab	oility			
				Normal N	Mode ON	, Idle Mod	e OFF, S	leep OUT	Yes				
Register				Normal	Mode ON	I, Idle Mod	le ON, SI	eep OUT	Yes	3			
Availability						Idle Mod			Yes				
				Partial N	Mode ON	, Idle Mod Sleep IN		eep OUT	Yes Yes				
						Sieep iiv			168	<u> </u>			
						Ctatus	5	) - f lt \ / - l .					
Default					Power	Status ON Sequ		efault Valu 00h	<u>je</u>				
						/W Reset	5.1.00	00h					
										!	Lege		7
										į <u> </u>	Lege		į
										[	Comm	and	!
					_								_
				RDCCS							Parame	ter /	<b>^</b>
							Host				<u></u>	_	İ
				<b>+</b>		Γ	isplay	,		1	(Displ	lay )	!
Flow Chart			Se	nd 1 <sup>st</sup> Parar	neter	$\overline{}$				i		_	-
										^	(Actio	on >	į
			_							1		1-	-
			<b>-</b> s	Send CCS[7	7:0]	/					Mod	ie )	
											_		-
										1 (	Seque trans	ntial \	) i
										\	папз		/ i
										¦			_

Page 136 of 219 Version: 0.06





### 8.2.47. Read ID1 (DAh)

DAh						RDID	1 (Read	ID1)							
	D/CX	RDX	WRX	D[15:8]	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
Command	0	1	<b>↑</b>	XXXXXXX	1	1	0	1	1	0	1	0	DAh		
1 <sup>st</sup> parameter	1	1	1	XXXXXXXX	Х	Х	Х	Х	Χ	Х	Х	Х	XX		
2 <sup>nd</sup> arameter	1	1	1	XXXXXXX				ID1	[7:0]				XX		
Description	The 1 <sup>st</sup>	parame	eter is du	s the LCD modu mmy data. CD module's ma			ID and it	is specified	d by User						
Restriction	2 RDX	cycle) o	on paralle	d parameter valuel MCU interface sent on DSI (The	).				to read m	ore than o	one param	neter (= m	ore than		
						Status			Avoile	hility					
				Norma	al Mode C	Status		Sleep Out	Availal Ye						
Register															
Avoilability		Normal Mode On, Idle Mode On, Sleep Out Yes  Partial Mode On, Idle Mode Off, Sleep Out Yes  Partial Mode On, Idle Mode On, Sleep Out Yes													
Availability															
				T ditte	ii iviodo o	Sleep I		5.00p Out	Ye						
Default						Status er On Seq HW Rese		Default Va XXh XXh	alue						
Flow Chart				RDID1(I	Dummy R	Read	ostver			Comm Paran Disp Acti Mod	nand neter lay don	7			

Page 137 of 219 Version: 0.06





#### 8.2.48. Read ID2 (DBh)

DBh	RDID2 (Read ID2)														
	D/CX	RDX	WRX	D[15:8]	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
Command	0	1	^	XXXXXXXX	1	1	0	1	1	0	1	1	DBh		
1 <sup>st</sup> parameter	1	1	1	XXXXXXXX	Х	Х	Х	Х	Х	Х	Х	Х	XX		
2 <sup>nd</sup> arameter	1	1	1	XXXXXXXX	1				ID2[6:0]				XX		
		-		to track the LCD							vith User's	s agreem	ent) and		
				evision is made t	to the disp	olay, mate	erial or co	nstruction	n specifica	itions.					
Description		-		ımmy data.		الم مسما الما	ID		!- <b>f</b>	- 00b t- F	·				
				CD module/drive		id and th	ie iD para	meter rai	nge is iron	n 80n to F	rn.				
				mmed by OTP fo	unction.										
		X = Don't care  ILI9486L is sending 2nd parameter value on the data lines if the MCU wants to read more than one parameter (= more than													
		RDX cycle) on parallel MCU interface.													
Restriction			·												
	Only 2	Only 2nd parameter is sent on DSI (The 1st parameter is not sent).													
						Status	}		Availal	bility					
		Normal Mode On, Idle Mode Off, Sleep Out Yes													
Register		Normal Mode On, Idle Mode On, Sleep Out Yes													
Availability				Partia	l Mode O	n, Idle Mo	ode Off, S	leep Out	Ye	S					
				Partia	ıl Mode O	n, Idle Mo	ode On, S	leep Out	Ye	S					
						Sleep I	n		Ye	S					
						Do	fault Valu	0	Defaul	t Value					
				Statu	s		OTP pro			program	)				
Default				Power On Se	equence	(= 0.0.0	80h	g. u,		value	7				
				SW Re			80h			value					
				HW Re	set		80h		OTP	value					
						_		į	l	_egenc	k	i I			
				RDI	D2(DBh)			 		Command		1			
							Host	. I				1			
							Driver	i i		Parameter		i I			
Flow Chart		1st Parameter: Dummy Read													
				ist Parame	er. Dumr	ny Read	/	i I		Action	>	1			
					$\downarrow$			1		Mode		1			
				2nd Parame	eter: Send	d ID2[7:01	            /	7 ¦			_	1			
						[, .0]	/	 	Sequ	ential tran	sfer	1			
								!	_		<u> </u>	1			

Page 138 of 219 Version: 0.06





#### 8.2.49. Read ID3 (DCh)

DCh	RDID3 (Read ID3)														
	D/CX	RDX	WRX	D[15:8]	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
Command	0	1	1	XXXXXXX	1	1	0	1	1	1	0	0	DCh		
1 <sup>st</sup> parameter	1	1	1	XXXXXXXX	Х	Х	Х	Χ	Х	Χ	Х	Х	XX		
2 <sup>nd</sup> parameter	1	1	1	XXXXXXX				ID	03[7:0]				XX		
	This re	ad byte	identifie	s the LCD modu	le/driver	and It is s	pecified b	y User.							
	The 1 <sup>st</sup>	parame	eter is du	ımmy data.											
Description	The 2 <sup>nd</sup>	d param	eter is Lo	CD module/drive	er ID.										
	The ID	The ID3 can be programmed by OTP function.													
	X = Do	X = Don't care													
	ILI9486	LI9486L is sending 2nd parameter value on the data lines if the MCU wants to read more than one parameter (= more than													
Restriction	2 RDX	2 RDX cycle) on parallel MCU interface.													
	Only 2	Only 2nd parameter is sent on DSI (The 1st parameter is not sent).													
		Status Availability													
		Normal Mode On, Idle Mode Off, Sleep Out Yes													
Register					Sleep O										
Availability							ode Off, S								
				Partia	al Mode C	n, Idle M	ode On, S	leep Ou	ut Ye	S					
				Sleep	In				Ye	S					
						Do	efoult Valu	_	Dofoul	t Value					
				Statu	s		fault Valu OTP pro		(After OTI	t Value Pprogram	1)				
Default				Power On S	equence		00h		OTP	value					
				SW Re	set		00h		OTP	value					
				HW Re	set		00h		OTP	value					
									<u></u>	Logon		- <u>!</u>			
					_	_			 	Legen	u _	1			
										Command	7	1			
				RDII	D3(DCh)				:	Command		į			
							Host		¦	Paramete	r /	l I			
					$\downarrow$	L	Driver		! —	Display	_	1			
Flow Chart									; <u> </u>	Бюріцу		į			
				1st Paramet	er: Dumm	ny Read	/			Action	_>	!			
					$\downarrow$					Mode					
				2nd Parame	eter Seno	7	Sequential transfer								
		2nd Parameter: Send ID3[7:0]									nsfer				
									<u></u>			_			

Page 139 of 219 Version: 0.06





### 8.2.50. Interface Mode Control (B0h)

B0h	IFMODE (Interface Mode Control)												
	D/CX	RDX	WRX	D[15:8]	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XXXXXXXX	1	0	1	1	0	0	0	0	B0h
1 <sup>st</sup> Parameter	1	1 .	<u> </u>	XXXXXXXX	SDA_EN	0	0	0	VSPL	HSPL	DPL	EPL	XX
		-		s of the display i		_				the com	mand is r	eceived.	
	EPL: D	E polarit	ty ("0"= H	igh enable for R	GB interface, "	1"=Low e	nable for	RGB inte	erface)				
	DPL: P	CLK pol	arity set (	"0"=data fetche	d at the rising t	ime, "1"=c	data fetch	ed at the	falling ti	me)			
	HSPL:	HSYNC	polarity (	"0"=Low level s	ync clock, "1"=l	High level	sync clo	ck)					
	VSPL:	VSYNC	polarity (	"0"= Low level s	ync clock, "1"=	High leve	el sync cl	ock)					
	SDA_E	<b>EN:</b> 3/4 w	vire serial	interface select	ion								
	SDA_E	EN = "0",	DIN and	DOUT pins are	used for 3/4 wi	re serial i	nterface.						
	SDA_E	EN = "1",	DIN/SDA	pin is used for	3/4 wire serial	interface	and DOU	T pin is r	not used.				
	CS	×	_ [	Comm	nand		Read D	ata					
		^											
	SC	L					♪ L↑ L	1 11 1	` 📑 📗				
	D/0	CX							$\overline{}$	_			
	ווח	N/SDA		D7 \ D6 \ D5 \ D4 \	D3 \ D2 \ D1 \ D0					_			
	Dii	WODA		<u></u>	03/02/01/00						SDA_		
	DC	DUT				D7 \ D6 \	D5 D4 I	D3 \ D2 \ D	1 \ D0		EN =0		
										J			
Description	DIN/S	 SDA		DZ V DE V DA V		·							
	(Data	from host)	-	D7 \ D6 \ D5 \ D4 \	03 \ 02 \ 01 \ 00						CD A		
	DIN/S (Data	SDA to host)					D5 D4 L	03 \ D2 \ D	1 \( D0 \)		SDA_ EN =1		
	DOU	IT		Hi-Z									
										)			
			_	Comr	nand	1	Read D	iata	1				
	CS	x	\	<b>←</b>	nanu )	•	Neau L	rata	<b></b>				
	SC		-	$\Pi\Pi\Pi\Pi\Pi$	$\Lambda$	$\forall \land \land$	$\Lambda$	$\Pi \Pi \Lambda$	$\neg \vdash$				
	DIN/S	DA	\ o \	D7 \ D6 \ D5 \ D4 \	D3 \ D2 \ D1 \ D0								
	DOUT					D7 D6	D5 \ D4 \ I	D3 \ D2 \ D	1\/\_D0\		SDA_ EN =0		
	0001					/ B. / B. /	\\.	30/02//2		J			
	DIN/SDA (Data fro		─ <b></b>	D7 \ D6 \ D5 \ D4 \	D3 \ D2 \ D1 \ D0								
	,	,				(	/\/\/		.\_		SDA_		
	DIN/SD/ (Data to			10.3		D7 X D6 X	D5 X D4 X I	03 X D2 X D	1 X D0		EN =1		
	DOUT			Hi-Z						J			
Deathirtie						1			ı				
Restriction													

Page 140 of 219 Version: 0.06





		-				Availabi			
			Status						
Danistan		Normal Mode Of	N, Idle Mode	OFF, Slee	ep OUT	Yes			
Register		Normal Mode O	N, Idle Mode	ON, Slee	p OUT	Yes			
Availability		Partial Mode ON	I, Idle Mode	OFF, Slee	p OUT	Yes			
Availability		Partial Mode Of	N, Idle Mode	ON, Slee	p OUT	Yes			
			Sleep IN			Yes			
		Ctatura		Def	ault Valu	ıe			
Default		Status	SDA_EN	EPL	DPL	HSPL	VSPL		
Delault	Pov	wer ON Sequence	0b	0b	0b	0b	0b		
		H/W Reset	`0b	0b	0b	0b	0b		
						·			





#### 8.2.51. Frame Rate Control (In Normal Mode/Full Colors) (B1h)

B1h		FRMCTR1 (Frame Rate Control (In Normal Mode / Full colors))													
	D/CX	RDX	WRX	D[15:8]	D[15:8] D7 D6 D5 D4 D3 D2 D1 D0 HEX										
Command	0	1	<b>↑</b>	XXXXXXXX	1	0	1	1	0	0	0	1	B1h		
1 <sup>st</sup> Parameter	1	1	1	XXXXXXXX		FRS	[3:0]		0	0	DIVA	\[1:0]	XX		
2 <sup>nd</sup> parameter	1	1	<b>↑</b>	XXXXXXXX 0 0 0 RTNA[4:0] X									XX		

FRS[3:0]: Sets the frame frequency of full color normal mode.

	FRS	[3:0]		Frame rate(Hz)
0	0	0	0	28
0	0	0	1	30
0	0	1	0	32
0	0	1	1	34
0	1	0	0	36
0	1	0	1	39
0	1	1	0	42
0	1	1	1	46
1	0	0	0	50
1	0	0	1	56
1	0	1	0	62
1	0	1	1	70
1	1	0	0	81
1	1	0	1	96
1	1	1	0	117
1	1	1	1	117

Description

DIVA [1:0]: division ratio for internal clocks when Normal mode.

DIVA	N[1:0]	Division Ratio
0	0	fosc
0	1	fosc / 2
1	0	fosc / 4
1	1	fosc / 8

RTNA [4:0]: RTNA[4:0] is used to set 1H (line) period of Normal mode at CPU interface.

	RT	NA[4	1:0]		Clock per Line
0	0	0	0	0	Setting prohibited
0	0	0	0	1	Setting prohibited
0	0	0	1	0	Setting prohibited
0	0	0	1	1	Setting prohibited
0	0	1	0	0	Setting prohibited
0	0	1	0	1	Setting prohibited
0	0	1	1	0	Setting prohibited
0	0	1	1	1	Setting prohibited
0	1	0	0	0	Setting prohibited
0	1	0	0	1	Setting prohibited

	рτ	NIATA	1.∩1		Clock per
	nı	INAL	ŧ.Uj		Line
0	1	0	1	1	Setting prohibited
0	1	1	0	0	Setting prohibited
0	1	1	0	1	Setting prohibited
0	1	1	1	0	Setting prohibited
0	1	1	1	1	Setting prohibited
1	0	0	0	0	16 clocks
1	0	0	0	1	17 clocks
1	0	0	1	0	18 clocks
1	0	0	1	1	19 clocks
1	0 1 0 0				20 clocks
	0 0 0 0 1 1	0 1 0 1 0 1 0 1 0 1 1 0 1 0 1 0 1 0	0 1 0 0 1 1 0 1 1 0 1 1 0 1 1 1 0 0 1 0 0 1 0 0	0 1 1 0 0 1 1 0 0 1 1 1 1 0 1 1 1 1 0 0 0 1 0 0 0 1 0 0 1 1 0 0 1	0     1     0     1     1       0     1     1     0     0       0     1     1     0     1       0     1     1     1     0       0     1     1     1     1       1     0     0     0     0       1     0     0     0     1       1     0     0     1     0       1     0     0     1     1

	рΤ	NA[4	1.01		Clock per			
	пі	INAL	+.UJ		Line			
1	0	1	1	0	22 clocks			
1	0	1	1	1	23 clocks			
1	0	0	0	0	24 clocks			
1	0	0	0	1	25 clocks			
1	0	0	1	0	26 clocks			
1	0	1	1	1	27 clocks			
1	1	0	0	0	28 clocks			
1	1	0	0	1	29 clocks			
1	1	0	1	0	30 clocks			
1	1	1	1	1	31 clocks			

Page 142 of 219 Version: 0.06





	0 1 0	1 0	Setting p	prohibited	1 0	1	0 1		21 clocks					
Restriction														
						Sta	ıtus			Availability				
Register				Normal Mode ON, Idle Mode OFF, Sleep OUT You										
Availability									Sleep OUT	Yes Yes				
				Partial Mo				, S	leep OUT	Yes				
						Siee	p IN			Yes				
			1											
				Sta	tus	-	FRS [3:0		Default Value					
Default				Power ON	DIVA[1:0] 2'b00	8TNA[4:0] 5'b10001								
				H/W I			4'b1011		2'b00	5'b10001				





#### 8.2.52. Frame Rate Control (In Idle Mode/8 colors) (B2h)

B2h				FRMCT	R2 (Fram	e Rate C	ontrol (In	Idle Mod	le / 8 cold	ors))				
	D/CX	( RDX WRX D[15:8] D7 D6 D5 D4 D3 D2 D1 D0 HEX												
Command	0	1	1	XXXXXXX	1	0	1	1	0	0	1	0	B2h	
1 <sup>st</sup> Parameter	1	1	<b>↑</b>	XXXXXXX	0	0	0	0 0 0 DIVB[1			3[1:0]	XX		
2 <sup>nd</sup> parameter	1	1 1 ↑ XXXXXXXX 0 0 0 RTNB[4:0] XX												

Sets the division ratio for internal clocks of Idle mode at CPU interface.

**DIVB** [1:0]: division ratio for internal clocks when Idle mode.

DIVB[1:0]		Division Ratio	
0	0	fosc	
0	1	fosc / 2	
1	0	fosc / 4	
1	1	fosc / 8	

RTNB [4:0]: RTNB[4:0] is used to set 1H (line) period of Idle mode at CPU interface.

Desc	riptic	n

RTNB[4:0]			4:0]	Clock per Line	
0	0	0	0	0	Setting prohibited
0	0	0	0	1	Setting prohibited
0	0	0	1	0	Setting prohibited
0	0	0	1	1	Setting prohibited
0	0	1	0	0	Setting prohibited
0	0	1	0	1	Setting prohibited
0	0	1	1	0	Setting prohibited
0	0	1	1	1	Setting prohibited
0	1	0	0	0	Setting prohibited
0	1	0	0	1	Setting prohibited
0	1	0	1	0	Setting prohibited

RTNB[4:0]			1:0]	Clock per Line	
0	1	0	1	1	Setting prohibited
0	1	1	0	0	Setting prohibited
0	1	1	0	1	Setting prohibited
0	1	1	1	0	Setting prohibited
0	1	1	1	1	Setting prohibited
1	0	0	0	0	16 clocks
1	0	0	0	1	17 clocks
1	0	0	1	0	18 clocks
1	0	0	1	1	19 clocks
1	0	1	0	0	20 clocks
1	0	1	0	1	21 clocks

RTNB[4:0]			1:0]	Clock per Line	
1	0	1	1	0	22 clocks
1	0	1	1	1	23 clocks
1	0	0	0	0	24 clocks
1	0	0	0	1	25 clocks
1	0	0	1	0	26 clocks
1	0	1	1	1	27 clocks
1	1	0	0	0	28 clocks
1	1	0	0	1	29 clocks
1	1	0	1	0	30 clocks
1	1	1	1	1	31 clocks

#### Restriction

Register
Availability

Status	Availability
Normal Mode ON, Idle Mode OFF, Sleep OUT	Yes
Normal Mode ON, Idle Mode ON, Sleep OUT	Yes
Partial Mode ON, Idle Mode OFF, Sleep OUT	Yes
Partial Mode ON, Idle Mode ON, Sleep OUT	Yes
Sleep IN	Yes

Default

Obstace	Default Value			
Status	DIVB[1:0]	RTNB[4:0]		
Power ON Sequence	2'b00	5'b10001		
H/W Reset	2'b00	5'b10001		

Page 144 of 219 Version: 0.06





#### 8.2.53. Frame Rate control (In Partial Mode/Full Colors) (B3h)

B3h		FRMCTR3 (Frame Rate Control (In Partial Mode / Full colors))											
	D/CX	RDX	WRX	D[15:8]	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	<b>↑</b>	XXXXXXX	1	0	1	1	0	0	1	1	B3h
1 <sup>st</sup> Parameter	1	1	1	XXXXXXXX	0	0	0	0	0	0	DIVO	C[1:0]	XX
2 <sup>nd</sup> parameter	1	1	1	XXXXXXXX	0	0	0			RTNC[4:0	)]		XX

Sets the division ratio for internal clocks of Partial mode (Idle mode off) at CPU interface.

**DIVC** [1:0]: division ratio for internal clocks when Partial mode.

DIVO	[1:0]	Division Ratio
0	0	fosc
0	1	fosc / 2
1	0	fosc / 4
1	1	fosc / 8

RTNC [4:0]: RTNC[4:0] is used to set 1H (line) period of Partial mode at CPU interface.

Description	

	RT	NC[4	4:0]	Clock per Line	
0	0	0	0	0	Setting prohibited
0	0	0	0	1	Setting prohibited
0	0	0	1	0	Setting prohibited
0	0	0	1	1	Setting prohibited
0	0	1	0	0	Setting prohibited
0	0	1	0	1	Setting prohibited
0	0	1	1	0	Setting prohibited
0	0	1	1	1	Setting prohibited
0	1	0	0	0	Setting prohibited
0	1	0	0	1	Setting prohibited
0	1	0	1	0	Setting prohibited

	RT	NC[4	1:0]	Clock per Line	
0	1	0	1	1	Setting prohibited
0	1	1	0	0	Setting prohibited
0	1	1	0	1	Setting prohibited
0	1	1	1	0	Setting prohibited
0	1	1	1	1	Setting prohibited
1	0	0	0	0	16 clocks
1	0	0	0	1	17 clocks
1	0	0	1	0	18 clocks
1	0	0	1	1	19 clocks
1	0	1	0	0	20 clocks
1	0	1	0	1	21 clocks

	RT	NC[4	4:0]	Clock per Line	
1	0	1	1	0	22 clocks
1	0	1	1	1	23 clocks
1	0	0	0	0	24 clocks
1	0	0	0	1	25 clocks
1	0	0	1	0	26 clocks
1	0	1	1	1	27 clocks
1	1	0	0	0	28 clocks
1	1	0	0	1	29 clocks
1	1	0	1	0	30 clocks
1	1	1	1	1	31 clocks

Restriction

Register Availability

Status	Availability
Normal Mode ON, Idle Mode OFF, Sleep OUT	Yes
Normal Mode ON, Idle Mode ON, Sleep OUT	Yes
Partial Mode ON, Idle Mode OFF, Sleep OUT	Yes
Partial Mode ON, Idle Mode ON, Sleep OUT	Yes
Sleep IN	Yes

Default

Otation	Default Value					
Status	DIVC[1:0]	RTNC[4:0]				
Power ON Sequence	2'b00	5'b10001				
H/W Reset	2'b00	5'b10001				

Page 145 of 219 Version: 0.06





#### 8.2.54. Display Inversion Control (B4h)

B4h	INVTR (Display Inversion Control)												
	D/CX	RDX	WRX	D[15:8]	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	<b>↑</b>	XXXXXXX		0	1	1	0	1	0	0	B4h
1 <sup>st</sup> Parameter	1	1	<b>↑</b>	XXXXXXX	0	0	0	ZINV	0	0	DIN	/[1:0]	XX
		Set Z-inv 0 : Disabl 1 : Enable	e Z-invers	sion ion mode									
	טואעני	1:0] : Set		sion mode									
I		DINV [1:	0]				ot invers	ion mode					
		2'b00		ersion <sup>2</sup>	line + line + line + line +	1st fran	+ -		1 line 2 line 3 line 4 line	- + - + - +	2nd fram - + - + - +	- + - + - + - +	
Description		2'b01				Se	etting p	 rohibited	b				
		2'b10 2'b11	inve	-dot 1 ersion 2	line + line - line - line + line + line + line + line + line + line + line + line + line + line + line + line + line + line + line + line + line + line + line + line + line + line line line line line line line line	1st frar  - + - + - + + - + 1st frar  - + + -	+ - + - + - + - + - + -		1 line 2 line 3 line 4 line 1 line 2 line 3 line 4 line	- + - + + - + -	2nd fram  - + - + - + 2nd fram  - + - + - + - +	- + - + + - + -	
			1	1									
Restriction													
Register Availability				Normal Partial	Mode ON Mode ON,	Status Idle Mode , Idle Mode Idle Mode Idle Mode Sleep IN	ON, Sle	ep OUT	Availab Yes Yes Yes Yes				
Default				F	Stat ower ON S H/W F	Sequence	ZINV 1'b0 1'b0	efault Valu DINV 2'b( 2'b(	[1:0] 00				

Page 146 of 219 Version: 0.06





#### 8.2.55. Blanking Porch Control (B5h)

B5h	PRCTR (Blanking Porch)												
	D/CX	RDX	WRX	D[15:8]	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	<b>↑</b>	XXXXXXX	1	0	1	1	0	1	0	1	B5h
1 <sup>st</sup> parameter	1	1	<b>↑</b>	XXXXXXX				VFP	[7:0]				XX
2 <sup>nd</sup> parameter	1	1	<b>↑</b>	XXXXXXX				VBP	[7:0]				XX
3 <sup>nd</sup> parameter	1	1	<b>↑</b>	XXXXXXX	0	0	0			HFP[4:0]			XX
4 <sup>nd</sup> parameter	1	1	<b>↑</b>	XXXXXXX				HBP	[7:0]				XX

**VFP** [7:0] / **VBP** [7:0]: The FP [7:0] and BP [7:0] bits specify the line number of vertical front and back porch period respectively.

FP[7:0]	Number of lines of front porch
00000000	Setting prohibited
0000001	Setting prohibited
00000010	2
00000011	3
:	:
:	:
11111100	252
11111101	253
11111110	254
11111111	255

BP[7:0]	Number of lines of back porch
00000000	Setting prohibited
0000001	Setting prohibited
00000010	2
00000011	3
:	:
:	:
11111100	252
11111101	253
11111110	254
11111111	254

**HFP [4:0]:** The HFP [4:0] bits specify the dotclk number of horizontal front porch period.

Description	

HFP[4:0]	Number of dotclk of front porch
00000	Setting prohibited
00001	Setting prohibited
00010	2
00011	3
:	:
:	:
11100	28
11101	29
11110	30
11111	31

**HBP [7:0]:** The HBP[7:0] bits specify the dotclk number of horizontal back porch period.

HBP[7:0]	Number of dotclk of front porch
00000000	Setting prohibited
0000001	Setting prohibited
00000010	2
00000011	3
:	:
:	:
11111100	252
11111101	253
11111110	254
11111111	255

Restriction

Page 147 of 219 Version: 0.06





	ſ		Ctatua		Availability	7	
		Name al Maria ON	Status	Ola esa OLIT	Availability	-	
Register			N, Idle Mode OFF,		Yes		
riogiotoi		Normal Mode Of	N, Idle Mode ON,	Sleep OUT	Yes		
Availability		Partial Mode ON	l, Idle Mode OFF,	Sleep OUT	Yes		
		Partial Mode ON	N, Idle Mode ON,	Sleep OUT	Yes		
			Sleep IN		Yes		
	Status		Def	ault Value			
	Sidius	VFP[7:0]	VBP[7:0]	HFP[4:0	0]	HBP[7:0]	
Default	Power ON Sequence	8'b0000010	8'b0000010	8'b000010	010 8'	b00000100	
	H/W Reset	8'b00000010	8'b00000010	8'b00001	010 8'	b00000100	

Version: 0.06





#### 8.2.56. Display Function Control (B6h)

B6h		DISCTRL (Display Function Control)											
	D/CX	RDX	WRX	D[15:8]	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XXXXXXX	1	0	1	1	0	1	1	0	B6h
1 <sup>st</sup> parameter	1	1	<b>↑</b>	XXXXXXX	BYPASS	RCM	RM	DM	PTG	[1:0]	PT[	1:0]	XX
2 <sup>nd</sup> parameter	1	1	1	XXXXXXX	0	GS	SS	SM		ISC	[3:0]		XX
3 <sup>rd</sup> Parameter	1	1	1	XXXXXXX	0	0	NL[5:0]			XX			

**DM:** Select the display operation mode.

DM	Interface Mode	
0	Internal system clock	
1	RGB interface	

**RM:** Select the interface to access the GRAM. When RM='0', the driver will write display data to GRAM via system interface and the driver will write display data to GRAM via RGB interface when RM='1'.

RM	Interface for RAM access			
0	System interface			
1	RGB interface			

RCM: RGB interface selection (refer to the RGB interface section).

RCM	RGB transfer mode	
0	DE Mode	
1	SYNC Mode	

BYPASS: Select the display data path whether memory or direct to shift register when RGB interface is used.

BYF	PASS	Display data path
	0	Memory
	1	Direct to shift register

#### Description

**Note:** RGB input signal, when set to bypass mode the Hsync low  $\geq 3$ , HBP  $\geq 3$ , HFP  $\geq 10$ .

PTG [1:0]: Set the scan mode in non-display area.

PTG1	PTG0	Gate outputs in non-display area	Source outputs in non-display area
0	0	Normal scan	Set with the PT[2:0] bits
0	1	Setting prohibited	
1	0	Interval scan	Set with the PT[2:0] bits
1	1	Setting prohibited	

PT [1:0]: Determine source/VCOM output in a non-display area in the partial display mode.

PT[1:0]		Source output on non-display area
0	0	V63
0	1	V0
1	0	AGND
1	1	Hi-Z

Page 149 of 219 Version: 0.06





**SS:** Select the shift direction of outputs from the source driver.

SS	Source Output Scan Direction			
0	S1 → S960			
1	S960 → S1			

In addition to the shift direction, the settings for both SS and BGR bits are required to change the assignment of R, G, B dots to the source driver pins.

To assign R, G, B dots to the source driver pins from S1 to S960, set SS = 0.

To assign R, G, B dots to the source driver pins from S960 to S1, set SS = 1.

**ISC[3:0]:** Set the scan cycle when PTG selects interval scan in non-display area drive period. The scan cycle is defined by n frame periods, where n is an odd number from 3 to 31. The polarity of liquid crystal drive voltage from the gate driver is inverted in the same timing as the interval scan cycle.

ISC[3:0]	Scan cycle	(f <sub>FRAME</sub> )=60Hz
4'h0	Setting inhibited	-
4'h1	3 frames	50ms
4'h2	5 frames	84ms
4'h3	7 frames	117ms
4'h4	9 frames	150ms
4'h5	11 frames	184ms
4'h6	13 frames	217ms
4'h7	15 frames	251ms
4'h8	17 frames	284ms
4'h9	19 frames	317ms
4'hA	21 frames	351ms
4'hB	23 frames	384ms
4'hC	25 frames	418ms
4'hD	27 frames	451ms
4'hE	29 frames	484ms
4'hF	31 frames	518ms

**GS:** Sets the direction of scan by the gate driver.

GS	Gate Output Scan Direction
0	G1 → G480
1	G480 → G1


**SM:** Sets the gate driver pin arrangement in combination with the GS bit (R60h) to select the optimal scan mode for the module.

SM	GS	Scan Direction	Gate Output Sequence
0	0	G1 G2 G3 G4 I TFT Panel  G1 G2 G3 G4 I G4 I G7 G477 G478 G479 G480 IC	G1, G2, G3, G4,,G476 G477, G478, G479, G480

Page 150 of 219 Version: 0.06







**NL** [5:0]: Sets the number of lines to drive the LCD at an interval of 8 lines. The GRAM address mapping is not affected by the number of lines set by NL[5:0]. The number of lines must be the same or more than the number of lines necessary for the size of the liquid crystal panel.

NL[5:0]	LCD Drive Line
6'h00 ~ 6'h3B	8 * (NL5:0]+1) lines
Others	Setting inhibited

Register Availability

Status	Availability
Normal Mode ON, Idle Mode OFF, Sleep OUT	Yes
Normal Mode ON, Idle Mode ON, Sleep OUT	Yes
Partial Mode ON, Idle Mode OFF, Sleep OUT	Yes
Partial Mode ON, Idle Mode ON, Sleep OUT	Yes
Sleep IN	Yes

Page 151 of 219 Version: 0.06





Default

Otatas			De	fault Val	ue		
Status	PTG[1:0]	PT[1:0]	GS	SS	SM	ISC[3:0]	NL[5:0]
Power ON Sequence	2'b00	2'b00	1'b0	1'b0	1'b0	4'b0010	6'b111011
H/W Reset	2'b00	2'b00	1'b0	1'b0	1'b0	4'b0010	6'b111011

0	Default Value						
Status	RM	DM	BYPASS				
Power ON Sequence	1'b0	1'b0	1'b1				
H/W Reset	1'b0	1'b0	1'b1				

Version: 0.06






#### 8.2.57. Entry Mode Set (B7h)

B7h					E	TMOD (E	ntry Mod	e Set)					
	D/CX	RDX	WRX	D[15:8]	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	<b>↑</b>	XXXXXXX	1	0	1	1	0	1	1	1	B7h
Parameter	1	1	<b>↑</b>	XXXXXXX	EPF	[1:0]	0	0	DSTB	GON	DTE	GAS	XX

**DSTB:** The ILI9486L driver enters the Deep Standby Mode when DSTB is set to high ("1"). In Deep Standby mode, both internal logic power and SRAM power are turn off, the display data stored in the Frame Memory and the instructions are not saved. Rewrite Frame Memory content and instructions after the Deep Standby Mode is exited.

Note: ILI9486L provides two ways to exit the Deep Standby Mode:

- (1) Exit Deep Standby Mode by pull down CSX to low ("0") 6 times.
- (2) Input a RESX pulse with effective low level duration to start up the inside logic regulator and makes a transition to the initial state.



Description

GAS: Low voltage detection control.

GAS	Low voltage detection
0	Enable
1	Disable

GON/DTE: Set the output level of gate driver G1 ~ G320 as follows


GON	DTE	G1~G320 Gate Output
0	0	VGH
0	1	VGH
1	0	VGL
1	1	Normal display

EPF[1:0] Set the data format when 16bbp (R,G,B) to 18 bbp (r, g, b) is stored in the internal GRAM

Page 153 of 219 Version: 0.06







Page 154 of 219 Version: 0.06





			Status				lity
		Normal Mode ON,		FF, Sleep	OUT	Yes	
Register		Normal Mode ON,	Idle Mode C	N, Sleep (	TUC	Yes	
Availability		Partial Mode ON, I	dle Mode O	FF, Sleep (	TUC	Yes	
		Partial Mode ON,	Idle Mode O	N, Sleep C	DUT	Yes	
		Sleep IN				Yes	
		Obstant		Defau	It Value		
Default		Status	EPF[1:0]	DSTB	GON	DTE	GAS
Dolault	F	Power ON Sequence	2'b00	1'b0	1'b1	1'b1	1'b0
		H/W Reset	2b'00	1'b0	1'b1	1'b1	1'b0

Version: 0.06





#### 8.2.58. Power Control 1 (C0h)

C0h					PW	CTRL 1	Power Co	ontrol 1)					
	D/CX	RDX	WRX	D[15:8]	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	<b>↑</b>	XXXXXXX	1	1	0	0	0	0	0	0	C0h
1 <sup>st</sup> Parameter	1	1	<b>↑</b>	XXXXXXX	0	0	0			XX			
2 <sup>nd</sup> Parameter	1	1	1	XXXXXXX	0	0	0		\	/RH2[4:0]		•	XX

VRH1[4:0]: Sets the VREG1OUT voltage for positive gamma

VRH1[4:0]	VREG10UT	VRH1[4:0]	VREG10UT
5'h00	Halt (Vreg1out =Hiz)	5'h10	1.25 x 3.65 = 4.5625
5'h01	1.25 x 2.90 = 3.6250	5'h11	1.25 x 3.70 = 4.6250
5'h02	1.25 x 2.95 = 3.6875	5'h12	1.25 x 3.75 = 4.6875
5'h03	1.25 x 3.00 = 3.7500	5'h13	1.25 x 3.80 = 4.7500
5'h04	1.25 x 3.05 = 3.8125	5'h14	1.25 x 3.85 = 4.8125
5'h05	1.25 x 3.10 = 3.8750	5'h15	1.25 x 3.90 = 4.8750
5'h06	1.25 x 3.15 = 3.9375	5'h16	1.25 x 3.95 = 4.9375
5'h07	1.25 x 3.20 = 4.0000	5'h17	1.25 x 4.00 = 5.0000
5'h08	1.25 x 3.25 = 4.0625	5'h18	1.25 x 4.05 = 5.0625
5'h09	1.25 x 3.30 = 4.1250	5'h19	1.25 x 4.10 = 5.1250
5'h0A	1.25 x 3.35 = 4.1875	5'h1A	1.25 x 4.15 = 5.1875
5'h0B	1.25 x 3.40 = 4.2500	5'h1B	1.25 x 4.20 = 5.2500
5'h0C	1.25 x 3.45 = 4.3125	5'h1C	1.25 x 4.25 = 5.3125
5'h0D	1.25 x 3.50 = 4.3750	5'h1D	1.25 x 4.30 = 5.3750
5'h0E	1.25 x 3.55 = 4.4375	5'h1E	1.25 x 4.35 = 5.4375
5'h0F	1.25 x 3.60 = 4.5000	5'h1F	1.25 x 4.40 = 5.5000

Description VRH2[4:0]: Sets the VREG2OUT voltage for negative gamma

VRH2[4:0]	VREG2OUT	VRH2[4:0]	VREG2OUT
5'h00	Halt (Vreg2out =Hiz)	5'h10	-1.25 x 3.65 = -4.5625
5'h01	-1.25 x 2.90 = -3.6250	5'h11	-1.25 x 3.70 = -4.6250
5'h02	-1.25 x 2.95 = -3.6875	5'h12	-1.25 x 3.75 = -4.6875
5'h03	-1.25 x 3.00 = -3.7500	5'h13	-1.25 x 3.80 = -4.7500
5'h04	-1.25 x 3.05 = -3.8125	5'h14	-1.25 x 3.85 = -4.8125
5'h05	-1.25 x 3.10 = -3.8750	5'h15	-1.25 x 3.90 = -4.8750
5'h06	-1.25 x 3.15 = -3.9375	5'h16	-1.25 x 3.95 = -4.9375
5'h07	-1.25 x 3.20 = -4.0000	5'h17	-1.25 x 4.00 = -5.0000
5'h08	-1.25 x 3.25 = -4.0625	5'h18	-1.25 x 4.05 = -5.0625
5'h09	-1.25 x 3.30 = -4.1250	5'h19	-1.25 x 4.10 = -5.1250
5'h0A	-1.25 x 3.35 = -4.1875	5'h1A	-1.25 x 4.15 = -5.1875
5'h0B	-1.25 x 3.40 = -4.2500	5'h1B	-1.25 x 4.20 = -5.2500
5'h0C	-1.25 x 3.45 = -4.3125	5'h1C	-1.25 x 4.25 = -5.3125
5'h0D	-1.25 x 3.50 = -4.3750	5'h1D	-1.25 x 4.30 = -5.3750
5'h0E	-1.25 x 3.55 = -4.4375	5'h1E	-1.25 x 4.35 = -5.4375
5'h0F	-1.25 x 3.60 = -4.5000	5'h1F	-1.25 x 4.40 = -5.5000

Restriction

Page 156 of 219 Version: 0.06





	Г	Status			Availability
		Normal Mode ON, Idle Mod	le OFF, Sleep	OUT	Yes
Register		Normal Mode ON, Idle Mod	de ON, Sleep (	TUC	Yes
Availability		Partial Mode ON, Idle Mod	e OFF, Sleep (	TUC	Yes
		Partial Mode ON, Idle Mod	le ON, Sleep C	DUT	Yes
		Sleep IN			Yes
		Status	VRH1	V	RH2
Default		Power ON Sequence	5'b01110	5'b	01110
		H/W Reset	5'b01110	5'b	01110





#### 8.2.59. Power Control 2 (C1h)

C1h					PW	CTRL 2	(Power Co	ontrol 2)					
	D/CX	RDX	WRX	D[15:8]	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	<b>↑</b>	XXXXXXX	1	1	0	0	0	0	0	1	C1h
1 <sup>st</sup> parameter	1	1	<b>↑</b>	XXXXXXX	0	1	0	0	0		BT[2:0]		4X
2 <sup>nd</sup> parameter	1	1	1	XXXXXXXX	0	0	0	0	0		VC[2:0]		XX

BT [2:0]: Sets the factor used in the step-up circuits.

Select the optimal step-up factor for the operating voltage. To reduce power consumption, set a smaller factor.

BT[2:0]	DDVDH	DDVDL	VCL	VGH	VGL
4'h0					- Vci1 x 5
4'h1				Vci1 x 6	- Vci1 x 4
4'h2					- Vci1 x 3
4'h3	Vci1 x 2	-(VCI1-VCL)	- Vci1		- Vci1 x 5
4'h4				Vci1 x 5	- Vci1 x 4
4'h5					- Vci1 x 3
4'h6				1/-14 · · · 4	- Vci1 x4
4'h7				Vci1 x 4	- Vci1 x3

Description

Note: To prevent the device damage, please keep VGH – DDVDH < 8V condition.

VC [2:0]: Sets VCI1 regulator output voltage.

VC[2:0]	Vci1 voltage
3'h0	External VCI

Restriction

Register

Availability

Status	Availability
Normal Mode ON, Idle Mode OFF, Sleep OUT	Yes
Normal Mode ON, Idle Mode ON, Sleep OUT	Yes
Partial Mode ON, Idle Mode OFF, Sleep OUT	Yes
Partial Mode ON, Idle Mode ON, Sleep OUT	Yes
Sleep IN	Yes

Default

Otatora	Defaul	t Value
Status	BT[2:0]	VC[2:0]
Power ON Sequence	3'b000	3'b000
H/W Reset	3'b000	3'b000

Page 158 of 219 Version: 0.06





#### 8.2.60. Power Control 3 (For Normal Mode) (C2h)

C2h					PW	CTRL 3 (	Power	Con	ntrol 3	)					
	D/CX	RDX	WRX	D[15:8]	D7	D6	D5		D4	D3		D2	D1	D0	HEX
Command	0	1	1	XXXXXXXX	1	1	0		0	0		0	1	0	C2h
1 <sup>st</sup> parameter	1	1	1	XXXXXXXX	0		DCA1[	2:0]		0 DCA0[2:0]					
Description	DCA0 [2:0]: Selects the operating frequency of the step-up circuit 1/4/5 for Normal mode. The higher step-up ope frequency enhances the drivability of the step-up circuit and the quality of display but increases the current consum Adjust the frequency taking the trade-off between the display quality and the current consumption into account.  DCA1 [2:0]: Selects the operating frequency of the step-up circuit 2/3 for Normal mode. The higher step-up ope frequency enhances the drivability of the step-up circuit and the quality of display but increases the current consum Adjust the frequency taking the trade-off between the display quality and the current consumption into account.  DCA0[2:0] Step-up cycle for step-up circuit 1/4/5  DCA1[2:0] Step-up cycle for step-up circuit 2/3  DCA1[2:0] Step-up cycle for step-up circuit 2/3  DCA1[2:0] Step-up cycle for step-up circuit 2/3  DCA1[2:0] Step-up cycle for step-up circuit 2/3  DCA1[2:0] Step-up cycle for step-up circuit 2/3  DCA1[2:0] Step-up cycle for step-up circuit 2/3  DCA1[2:0] Step-up cycle for step-up circuit 2/3  DCA1[2:0] Step-up cycle for step-up circuit 2/3  DCA1[2:0] Step-up cycle for step-up circuit 2/3  DCA1[2:0] Step-up cycle for step-up circuit 2/3  DCA1[2:0] Step-up cycle for step-up circuit 2/3  DCA1[2:0] Step-up cycle for step-up circuit 2/3  DCA1[2:0] Step-up cycle for step-up circuit 2/3  DCA1[2:0] Step-up cycle for step-up circuit 2/3  DCA1[2:0] Step-up cycle for step-up circuit 2/3  DCA1[2:0] Step-up cycle for step-up circuit 2/3  DCA1[2:0] Step-up cycle for step-up circuit 2/3											mption.			
Restriction															
Register Availability	Status  Normal Mode ON, Idle Mode OFF,  Normal Mode ON, Idle Mode ON,  Partial Mode ON, Idle Mode OFF,  Partial Mode ON, Idle Mode ON,  Sleep IN								ep OU ep OU	Т Г	vilab Yes Yes Yes Yes				
Default		Default Value           DCA0[2:0]         DCA1[2:0]           Power ON Sequence         3'b011         3'b011           H/W Reset         3'b011         3'b011													

Page 159 of 219 Version: 0.06





#### 8.2.61. Power Control 4 (For Idle Mode) (C3h)

C3h					PW	CTRL 4 (I	Powe	r Cont	ol 4)						
	D/CX	RDX	WRX	D[15:8]	D7	D6	D5	5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	XXXXXXX	1	1	0		0	0	0	1	1	C3h	
1 <sup>st</sup> Parameter	1	1	1	XXXXXXXX	0	I	DCB1	[2:0]		0 DCB0[2:0] XX					
Description	DCB0 [2:0]: Selects the operating frequency of the step-up circuit 1/4/5 for Idle mode. The higher step-up operating frequency enhances the drivability of the step-up circuit and the quality of display but increases the current consumption into account.  DCB1 [2:0]: Selects the operating frequency of the step-up circuit 2/3 for Idle mode. The higher step-up operating frequency enhances the drivability of the step-up circuit and the quality of display but increases the current consumption into account.  Adjust the frequency taking the trade-off between the display quality and the current consumption into account.  DCB0[2:0] Step-up cycle for step-up circuit 1/4/5  0 0 0 1 1/8 H  0 0 1 0 1/2 H  0 0 1 1 1 H  0 1 0 2 H  0 1 1 4 H  1 0 0 0 8 H											emption.			
Restriction															
Register Availability		Status Availability  Normal Mode ON, Idle Mode OFF, Sleep OUT Yes  Normal Mode ON, Idle Mode ON, Sleep OUT Yes  Partial Mode ON, Idle Mode OFF, Sleep OUT Yes  Partial Mode ON, Idle Mode ON, Sleep OUT Yes  Sleep IN Yes													
Default		Status         Default Value           DCB0[2:0]         DCB1[2:0]           Power ON Sequence         3'b011         3'b011           H/W Reset         3'b011         3'b011													

Page 160 of 219 Version: 0.06





#### 8.2.62. Power Control 5 (For Partial Mode) (C4h)

C4h					PW	CTRL 5	(Pov	ver C	ontro	ol 5)						
	D/CX	RDX	WRX	D[15:8]	D7	D6		D5	С	)4	D3	D2	D1	D0	HEX	
Command	0	1	1	XXXXXX	X 1	1		0	(	)	0	1	0	0	C4h	
1 <sup>st</sup> Parameter	1	1	<b>↑</b>	XXXXXX	X 0		DC	C1[2:0	)]		0 DCC0[2:0]					
Description	DCC0 [2:0]: Selects the operating frequency of the step-up circuit 1/4/5 for Partial mode. The higher step-up operating frequency enhances the drivability of the step-up circuit and the quality of display but increases the current consum Adjust the frequency taking the trade-off between the display quality and the current consumption into account.  DCC1 [2:0]: Selects the operating frequency of the step-up circuit 2/3 for Partial mode. The higher step-up operating frequency enhances the drivability of the step-up circuit and the quality of display but increases the current consum Adjust the frequency taking the trade-off between the display quality and the current consumption into account.  DCC0[2:0] Step-up cycle for step-up circuit 1/4/5    DCC1[2:0] Step-up cycle for step-up circuit 2/3   DCC1[2:0] Step-up cycle for step-up circuit 2/3   DCC1[2:0] Step-up cycle for step-up circuit 2/3   DCC1[2:0] Step-up cycle for step-up circuit 2/3   DCC1[2:0] Step-up cycle for step-up circuit 2/3   DCC1[2:0] Step-up cycle for step-up circuit 2/3   DCC1[2:0] Step-up cycle for step-up circuit 2/3   DCC1[2:0] Step-up cycle for step-up circuit 2/3   DCC1[2:0] Step-up cycle for step-up circuit 2/3   DCC1[2:0] Step-up cycle for step-up circuit 2/3   DCC1[2:0] Step-up cycle for step-up circuit 2/3   DCC1[2:0] Step-up cycle for step-up circuit 2/3   DCC1[2:0] Step-up cycle for step-up circuit 2/3   DCC1[2:0] Step-up cycle for step-up circuit 2/3   DCC1[2:0] Step-up cycle for step-up circuit 2/3   DCC1[2:0] Step-up cycle for step-up circuit 2/3   DCC1[2:0] Step-up cycle for step-up circuit 2/3   DCC1[2:0] Step-up cycle for step-up circuit 2/3   DCC1[2:0] Step-up cycle for step-up circuit 2/3   DCC1[2:0] Step-up cycle for step-up circuit 2/3   DCC1[2:0] Step-up cycle for step-up circuit 2/3   DCC1[2:0] Step-up cycle for step-up circuit 2/3   DCC1[2:0] Step-up cycle for step-up circuit 2/3   DCC1[2:0] Step-up cycle for step-up circuit 2/3   DCC1[2:0] Step-up cycle for step-up circuit 2/3   DCC1[2:0] Step-up cycle for step-up circuit											mption.				
Restriction																
Register Availability		Status Availability  Normal Mode ON, Idle Mode OFF, Sleep OUT Yes  Normal Mode ON, Idle Mode ON, Sleep OUT Yes  Partial Mode ON, Idle Mode OFF, Sleep OUT Yes  Partial Mode ON, Idle Mode ON, Sleep OUT Yes  Sleep IN Yes														
Default		Default Value           DCC0[2:0]         DCC1[2:0]           Power ON Sequence         3'b011         3'b011           H/W Reset         3'b011         3'b011														

Page 161 of 219 Version: 0.06





#### 8.2.63. **VCOM Control (C5h)**

C5h		VMCTRL (VCOM Control )												
	D/CX	RDX	WRX	D[15:8]	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	<b>↑</b>	XXXXXXX	1	1	0	0	0	1	0	1	C5h	
1 <sup>st</sup> Parameter	1	1	1	XXXXXXX	0	0	0	0	0	0	0	nVM	XX	
2 <sup>nd</sup> Parameter	1	1	<b>↑</b>	XXXXXXX			VCI	M_REG[	7:0]				XX	
3 <sup>rd</sup> Parameter	1	1	<b>↑</b>	XXXXXXX	VCM_REG_EN	0	0	0	0	0	0	0	XX	
4 <sup>rd</sup> Parameter	1	1	1	XXXXXXX	VCM_OUT[7:0]							XX		

**nVM**: When the NV memory is programmed, the nVM will be set as '1' automatically.

0 : NV memory is not programmed

1 : NV memory is programmed

VCM\_REG [7:0] is used to set factor to generate VCOM voltage from the reference voltage VREG2OUT.

VoM(7:0)		VCINI_NEG [7.0] IS US	eu 10 se	t lactor	to gener			ge nom	trie reiei	ence voi	VCOM
Description    0			_		Ι ο			l 0	T 0		
Description    0											
Description    0											
Description    0											
Description    0											
Description    O											
Description    O											_
Description    0											
Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Descr											
Description    O											
Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Descr											_
Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Descr											
Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Descr											
Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Descr											
Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Description  Descr											
Description    O											
Description    0											
Description  0 0 0 0 1 0 1 0 0 1 0 -1.71875  0 0 0 0 1 0 1 0 0 1 1 0 -1.70313  0 0 0 0 1 0 1 0 1 0 0 -1.6875  0 0 0 0 1 0 1 0 1 0 1 -1.67188  0 0 0 0 1 0 1 0 1 1 0 -1.65625  0 0 0 0 1 0 1 1 1 0 -1.64063  0 0 0 0 1 1 0 0 1 1 1 1 -1.64063  0 0 0 0 1 1 0 0 0 1 -1.625  0 0 0 0 1 1 0 0 1 1 1 -1.6938  0 0 0 0 1 1 0 0 1 1 -1.57813  0 0 0 0 1 1 1 0 0 1 1 -1.57813  0 0 0 0 1 1 1 0 0 1 1 -1.54688  0 0 0 0 1 1 1 1 0 0 1 -1.53125  0 0 0 0 1 1 1 1 0 1 1 1 -1.51663  0 0 0 0 1 1 1 1 1 1 1 1 -1.51663  0 0 0 0 1 1 1 1 1 1 1 1 -1.51663  0 0 0 1 1 0 0 0 0 0 -1.55  0 0 0 1 0 0 0 1 1 1 1 1 1 1 -1.45313  0 0 0 1 0 0 0 0 1 1 1 1 1 1 -1.45313  0 0 0 1 0 0 0 0 1 1 1 -1.46875  0 0 0 1 0 0 0 1 0 1 0 1 -1.46875  0 0 0 1 0 0 0 1 1 1 1 1 1 -1.45313  0 0 0 1 0 0 0 1 1 1 1 1 1 1 -1.45313  0 0 0 1 0 0 0 1 1 1 1 1 1 1 1 -1.45313  0 0 0 1 0 0 1 1 1 1 1 1 1 1 1 -1.45313  0 0 0 1 0 0 1 1 0 0 1 1 1 1 1 1 1 1 1											
Description    O											
0         0         0         1         0         1         0         1         -1.6875           0         0         0         1         0         1         0         1         -1.67188           0         0         0         1         0         1         0         1         -1.67188           0         0         0         1         0         1         1         0         -1.65625           0         0         0         1         0         1         1         1         -1.64063           0         0         0         1         1         0         0         -1.60938           0         0         0         1         1         0         0         -1.509375           0         0         0         1         1         0         1         -1.60938           0         0         0         1         1         0         1         -1.539375           0         0         0         1         1         0         1         -1.578313           0         0         0         1         1         1         1         0											
0         0         0         1         0         1         -1.67188           0         0         0         1         0         1         1         0         -1.65625           0         0         0         1         0         1         1         1         -1.64063           0         0         0         1         1         0         0         -1.625           0         0         0         1         1         0         0         -1.625           0         0         0         1         1         0         0         -1.60938           0         0         0         1         1         0         0         -1.59375           0         0         0         1         1         0         1         -1.59375           0         0         0         1         1         0         1         -1.57813           0         0         0         1         1         1         1         0         -1.5625           0         0         0         1         1         1         1         1         1         -1.5625	Description										_
0         0         0         1         0         1         1         0         -1.65625           0         0         0         1         0         1         1         1         -1.64063           0         0         0         1         1         0         0         -1.625           0         0         0         1         1         0         0         -1.60938           0         0         0         1         1         0         0         1         -1.60938           0         0         0         1         1         0         1         -1.60938           0         0         0         1         1         0         1         -1.59375           0         0         0         1         1         0         1         -1.57813           0         0         0         1         1         1         0         0         -1.5625           0         0         0         1         1         1         1         1         1         1         -1.54688           0         0         0         1         1         1 <td< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></td<>											
0         0         0         1         0         1         1         1         -1.64063           0         0         0         0         1         1         0         0         -1.625           0         0         0         1         1         0         0         -1.60938           0         0         0         1         1         0         1         -1.60938           0         0         0         1         1         0         1         -1.59375           0         0         0         1         1         0         1         1         -1.57813           0         0         0         1         1         1         0         0         -1.57813           0         0         0         1         1         1         1         0         -1.57813           0         0         0         1         1         1         1         1         0         -1.5625           0         0         0         1         1         1         1         1         1         -1.54688           0         0         1         1 <td< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>_</td></td<>											_
0         0         0         1         1         0         0         -1.625           0         0         0         1         1         0         0         1         -1.60938           0         0         0         1         1         0         1         0         -1.59375           0         0         0         1         1         0         1         1         -1.57813           0         0         0         1         1         1         0         0         -1.57813           0         0         0         1         1         1         0         0         -1.57813           0         0         0         1         1         1         0         0         -1.5625           0         0         0         1         1         1         1         0         0         -1.54688           0         0         0         1         1         1         1         1         1         1.51563           0         0         1         0         0         0         0         1         -1.48438           0         0											
0         0         0         1         1         0         0         1         -1.60938           0         0         0         1         1         0         1         0         -1.59375           0         0         0         1         1         0         1         1         -1.57813           0         0         0         1         1         1         0         0         -1.5625           0         0         0         1         1         1         0         0         -1.5625           0         0         0         1         1         1         0         0         -1.5625           0         0         0         1         1         1         0         1         -1.54688           0         0         0         1         1         1         1         1         1         1         -1.51563           0         0         1         0         0         0         0         -1.51563           0         0         1         0         0         0         0         1         -1.448438           0         0 <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>											
0         0         0         1         1         0         -1.59375           0         0         0         1         1         0         1         1         -1.57813           0         0         0         1         1         1         0         0         -1.57813           0         0         0         1         1         1         0         0         -1.54688           0         0         0         1         1         1         1         0         -1.54688           0         0         0         1         1         1         1         1         1         -1.53125           0         0         0         1         1         1         1         1         1         -1.53125           0         0         1         0         0         0         0         -1.551563           0         0         1         0         0         0         0         -1.51           0         0         1         0         0         0         0         1         -1.44838           0         0         1         0         0 <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td>1</td><td></td><td>0</td><td>0</td><td>_</td></t<>							1		0	0	_
0         0         0         1         1         0         1         1         -1.57813           0         0         0         1         1         1         0         0         -1.5625           0         0         0         1         1         1         0         1         -1.54688           0         0         0         1         1         1         1         0         -1.54688           0         0         0         1         1         1         1         1         -1.54688           0         0         0         1         1         1         1         1         -1.51563           0         0         1         0         0         0         0         -1.51563           0         0         1         0         0         0         0         -1.48438           0         0         1         0         0         0         1         0         -1.48438           0         0         1         0         0         0         1         1         -1.45313           0         0         1         0         0         <			0	0	0	1	1	0	0	1	-1.60938
0         0         0         1         1         1         0         0         -1.5625           0         0         0         1         1         1         0         1         -1.54688           0         0         0         1         1         1         1         0         -1.53125           0         0         0         1         1         1         1         1         -1.51563           0         0         1         0         0         0         0         0         -1.5           0         0         1         0         0         0         0         0         -1.48438           0         0         1         0         0         0         1         0         -1.48438           0         0         1         0         0         0         1         0         -1.46875           0         0         1         0         0         0         1         0         -1.4375           0         0         1         0         0         1         0         0         -1.4375           0         0         1         0 </td <td></td> <td></td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>-1.59375</td>			0	0	0	1	1	0	1	0	-1.59375
0         0         0         1         1         1         0         1         -1.54688           0         0         0         1         1         1         1         0         -1.53125           0         0         0         1         1         1         1         1         -1.51563           0         0         1         0         0         0         0         0         -1.55           0         0         1         0         0         0         0         -1.48438           0         0         1         0         0         0         1         0         -1.46875           0         0         1         0         0         0         1         1         -1.45313           0         0         1         0         0         1         0         0         -1.45313           0         0         1         0         0         1         0         0         -1.4375           0         0         1         0         0         1         0         1         -1.40625           0         0         1         0			0	0	0	1	1	0	1	1	-1.57813
0         0         0         1         1         1         1         0         -1.53125           0         0         0         1         1         1         1         1         -1.51563           0         0         1         0         0         0         0         0         -1.51563           0         0         1         0         0         0         0         0         -1.48438           0         0         1         0         0         0         1         0         -1.46875           0         0         1         0         0         1         0         -1.46875           0         0         1         0         0         1         0         -1.45313           0         0         1         0         0         1         0         -1.4375           0         0         1         0         0         1         0         0         -1.4375           0         0         1         0         0         1         1         0         -1.40625           0         0         1         0         0         1 <t< td=""><td></td><td></td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>-1.5625</td></t<>			0	0	0	1	1	1	0	0	-1.5625
0         0         0         1         1         1         1         1         -1.51563           0         0         1         0         0         0         0         0         -1.5           0         0         1         0         0         0         1         -1.48438           0         0         1         0         0         1         0         -1.46875           0         0         1         0         0         1         1         -1.45313           0         0         1         0         0         1         0         0         -1.4375           0         0         1         0         0         1         0         0         -1.4375           0         0         1         0         0         1         0         1         -1.42188           0         0         1         0         0         1         1         0         -1.40625           0         0         1         0         0         0         0         -1.375           0         0         1         0         0         0         0         -1.3			0	0	0	1	1	1	0	1	-1.54688
0         0         1         0         0         0         0         -1.5           0         0         1         0         0         0         1         -1.48438           0         0         1         0         0         0         1         0         -1.46875           0         0         1         0         0         1         1         -1.45313           0         0         1         0         0         1         0         0         -1.4375           0         0         1         0         0         1         0         0         -1.42188           0         0         1         0         0         1         1         0         -1.42188           0         0         1         0         0         1         1         0         -1.40625           0         0         1         0         0         1         1         1         -1.39063           0         0         1         0         1         0         0         -1.375           0         0         1         0         1         0         0         1 </td <td></td> <td></td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td>-1.53125</td>			0	0	0	1	1	1	1	0	-1.53125
0         0         1         0         0         0         1         -1.48438           0         0         1         0         0         0         1         0         -1.46875           0         0         1         0         0         1         1         -1.45313           0         0         1         0         0         1         0         0         -1.4375           0         0         1         0         0         1         0         1         -1.42188           0         0         1         0         0         1         1         0         -1.40625           0         0         1         0         0         1         1         0         -1.39063           0         0         1         0         1         0         0         -1.375           0         0         1         0         1         0         0         -1.33938           0         0         1         0         1         0         1         0         -1.34375			0	0	0	1	1	1	1	1	-1.51563
0         0         1         0         -1.46875           0         0         1         0         0         1         1         -1.45313           0         0         1         0         0         1         0         0         -1.4375           0         0         1         0         0         1         0         1         -1.42188           0         0         1         0         0         1         1         0         -1.40625           0         0         1         0         0         1         1         1         -1.39063           0         0         1         0         1         0         0         -1.375           0         0         1         0         1         0         0         -1.35938           0         0         1         0         1         0         1         0         -1.34375			0	0	1	0	0	0	0	0	-1.5
0       0       1       0       0       0       1       1       -1.45313         0       0       1       0       0       1       0       0       -1.4375         0       0       1       0       0       1       0       1       -1.42188         0       0       1       0       0       1       1       0       -1.40625         0       0       1       0       0       1       1       1       -1.39063         0       0       1       0       0       0       0       -1.375         0       0       1       0       0       0       1       -1.35938         0       0       1       0       1       0       1       0       -1.34375			0	0	1	0	0	0	0	1	-1.48438
0         0         1         0         0         -1.4375           0         0         1         0         0         1         0         1         -1.42188           0         0         1         0         0         1         1         0         -1.40625           0         0         1         0         0         1         1         1         -1.39063           0         0         1         0         0         0         -1.375           0         0         1         0         0         0         1         -1.35938           0         0         1         0         1         0         1         0         -1.34375			0	0	1	0	0	0	1	0	-1.46875
0     0     1     0     0     1     0     1     -1.42188       0     0     1     0     0     1     1     0     -1.40625       0     0     1     0     0     1     1     1     -1.39063       0     0     1     0     1     0     0     0     -1.375       0     0     1     0     1     0     0     1     -1.35938       0     0     1     0     1     0     1     0     -1.34375			0	0	1	0	0	0	1	1	-1.45313
0     0     1     0     0     1     1     0     -1.40625       0     0     1     0     0     1     1     1     -1.39063       0     0     1     0     1     0     0     0     -1.375       0     0     1     0     1     0     0     1     -1.35938       0     0     1     0     1     0     1     0     -1.34375			0	0	1	0	0	1	0	0	-1.4375
0     0     1     0     0     1     1     1     -1.39063       0     0     1     0     1     0     0     0     -1.375       0     0     1     0     1     0     0     1     -1.35938       0     0     1     0     1     0     1     0     -1.34375			0	0	1	0	0	1	0	1	-1.42188
0         0         1         0         1         0         0         0         -1.375           0         0         1         0         1         0         0         1         -1.35938           0         0         1         0         1         0         1         0         -1.34375			0	0	1	0	0	1	1	0	-1.40625
0         0         1         0         1         0         0         1         -1.35938           0         0         1         0         1         0         1         0         -1.34375			0	0	1	0	0	1	1	1	-1.39063
0 0 1 0 1 0 1 0 -1.34375			0	0	1	0	1	0	0	0	-1.375
			0	0	1	0	1	0	0	1	-1.35938
0 0 1 0 1 0 1 1 -1.32813			0	0	1	0	1	0	1	0	-1.34375
			0	0	1	0	1	0	1	1	-1.32813

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

Page 162 of 219 Version: 0.06





0	0	1	0	1	1	0	0	-1.3125
0	0	1	0	1	1	0	1	-1.29688
0	0	1	0	1	1	1	0	-1.28125
0	0	1	0	1	1	1	1	-1.26563
0	0	1	1	0	0	0	0	-1.25
0	0	1	1	0	0	0	1	-1.23438
0	0	1	1	0	0	1	0	-1.21875
0	0	1	1	0	0	1	1	-1.20313
0	0	1	1	0	1	0	0	-1.1875
0	0	1	1	0	1	0	1	-1.17188
0	0	1	1	0	1	1	0	-1.15625
0	0	1	1	0	1	1	1	-1.14063
0	0	1	1	1	0	0	0	-1.125
0	0	1	1	1	0	0	1	-1.10938
0	0	1	1	1	0	1	0	-1.09375
0	0	1	1	1	0	1	1	-1.07813
0	0	1	1	1	1	0	0	-1.0625
0	0	1	1	1	1	0	1	-1.04688
0	0	1	1	1	1	1	0	-1.03125
0	0	1	1	1	1	1	1	-1.01563
0	1	0	0	0	0	0	0	-1
0	1	0	0	0	0	0	1	-0.98438
0	1	0	0	0	0	1	0	-0.96875
0	1	0	0	0	0	1	1	-0.95313
0	1	0	0	0	1	0	0	-0.9375
0	1	0	0	0	1	0	1	-0.92188
0	1	0	0	0	1	1	0	-0.90625
0	1	0	0	0	1	1	1	-0.89063
0	1	0	0	1	0	0	0	-0.875
0	1	0	0	1	0	0	1	-0.85938
				1		1		
0	1	0	0		0		0	-0.84375
0	1	0	0	1	0	1	1	-0.82813
0	1	0	0	1	1	0	0	-0.8125
0	1	0	0	1	1	0	1	-0.79688
0	1	0	0	1	1	1	0	-0.78125
0	1	0	0	1	1	1	1	-0.76563
0	1	0	1	0	0	0	0	-0.75
0	1	0	1	0	0	0	1	-0.73438
0	1	0	1	0	0	1	0	-0.71875
0	1	0	1	0	0	1	1	-0.70313
0	1	0	1	0	1	0	0	-0.6875
0	1	0	1	0	1	0	1	-0.67188
0	1	0	1	0	1	1	0	-0.65625
0	1	0	1	0	1	1	1	-0.64063
0	1	0	1	1	0	0	0	-0.625
0	1	0	1	1	0	0	1	-0.60938
0	1	0	1	1	0	1	0	-0.59375
0	1	0	1	1	0	1	1	-0.57813
0	1	0	1	1	1	0	0	-0.5625
0	1	0	1	1	1	0	1	-0.54688
0	1	0	1	1	1	1	0	-0.53125
0	1	0	1	1	1	1	1	-0.51563
0	1	1	0	0	0	0	0	-0.5
0	1	1	0	0	0	0	1	-0.48438
0	1	1	0	0	0	1	0	-0.46436
0	1	1	0	0	0	1	1	-0.45313
0	1	1	0	0	1	0	0	-0.4375
0	1	1	0	0	1	0	1	-0.42188

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

Page 163 of 219

Version: 0.06





_									
	0	1	1	0	0	1	1	0	-0.40625
	0	1	1	0	0	1	1	1	-0.39063
	0	1	1	0	1	0	0	0	-0.375
	0	1	1	0	1	0	0	1	-0.35938
	0	1	1	0	1	0	1	0	-0.34375
	0	1	1	0	1	0	1	1	-0.32813
	0	1	1	0	1	1	0	0	-0.3125
	0	1	1	0	1	1	0	1	-0.29688
	0	1	1	0	1	1	1	0	-0.28125
	0	1	1	0	1	1	1	1	-0.26563
	0	1	1	1	0	0	0	0	-0.25
	0	1	1	1	0	0	0	1	-0.23438
	0	1	1	1	0	0	1	0	-0.21875
	0	1	1	1	0	0	1	1	-0.20313
	0	1	1	1	0	1	0	0	-0.1875
	0	1	1	1	0	1	0	1	-0.17188
	0	1	1	1	0	1	1	0	-0.15625
	0	1	1	1	0	1	1	1	-0.14063
	0	1	1	1	1	0	0	0	-0.125
	0	1	1	1	1	0	0	1	-0.10938
	0	1	1	1	1	0	1	0	-0.09375
	0	1	1	1	1	0	1	1	-0.07813
	0	1	1	1	1	1	0	0	-0.0625
	0	1	1	1	1	1	0	1	-0.04688
	0	1	1	1	1	1	1	0	-0.03125
	0	1	1	1	1	1	1	1	-0.01563
	1	0	0	0	0	0	0	0	0
			Inbibit						
				1111	11111				Halt

VCM\_REG\_EN: Select the Vcom value from VCM\_REG [7:0] or NV memory.

0: VCOM value from NV memory. 1: VCOM value from VCM\_REG [7:0].

VCM\_OUT [7:0]: NV memory programmed value.

Rest	rint	ion
nesi	HGI	IOH

Register	
Availability	

Status	Availability
Normal Mode ON, Idle Mode OFF, Sleep OUT	Yes
Normal Mode ON, Idle Mode ON, Sleep OUT	Yes
Partial Mode ON, Idle Mode OFF, Sleep OUT	Yes
Partial Mode ON, Idle Mode ON, Sleep OUT	Yes
Sleen IN	Yes

Default

Otation	Default Value										
Status	VCM_OUT[7:0]	VCM_REG_EN	VCM_REG[7:0]	nVM							
Power ON Sequence	8'bXXXXXXXX	1'b0	8'b01100000	Х							
H/W Reset	8'bXXXXXXXX	1'b0	8'b01100000	Х							

Page 164 of 219





#### 8.2.64. CABC Control 1 (C6h)

C6h	CABCCTRL9 (CABC Control 9)															
	D/CX	RDX	WRX	[	D[15:8	]	D7	D6	D	5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	XXXXXXX			1	(	)	0	0	1	1	0	C6h
1 <sup>st</sup> Parameter	1	1	1	XXXXXXXX SCD_VLINE[7:0]					XX							
2 <sup>nd</sup> Parameter	1	1	1	XX	XXXX	XX	0	0	(	)	0	0	S	CD_VL	INE[10:8]	XX
	SCD_VL	SCD_VLINE [10:0]: This parameter is used set the display line per frame while par											tial mod	de ON.		
				ı			/LINE[				1		D	isplay l	ine	
		D10		D8	D7	D6	D5	D4	D3	D2	D1	D0				
		0	0	0	0	0	0	0	0	0	0	0	Setti	ng prol		
		0	0	0	0	0	0	0	0	0	0	1		1 line		
		0	0	0	0	0	0	0	0	0	1	0		2 lines		
Description		0	0	0	0	0	0	0	0	0	1	1		3 lines		
		0	0	0	0	0	0	0	0	1	0	0		4 lines	5	
							: :			ı	1	ı		: :		
		0	0	1	1	1	0	1	1	1	0	1	4	477 lines		
		0	0	1	1	1	0	1	1	1	1	0		478 line		
		0	0	1	1	1	0	1	1	1	1	1		479 lines		
		0	0	1	1	1	0	0	0	0	0		480 line			
						0	thers						Setti	ng prol	nibited	
Restriction																
							01-4						1 - 1- 112c ·	1		
				Norm	ol Mo	do 01	Stat I, Idle I		)EE (	Sloop	OUT		lability /es			
Register							v, idle i N, Idle						res /es	-		
Availability							, Idle N						es /es	1		
Availability							l, Idle I						∕es			
							Slee		J. 1, U	ТООР	<del></del>		/es			
							0.00					1				
						(	Status			Defai	ılt Val	IA.				
					Po		ON Sec	uence	_		11100					
Default					-		V Rese				11100					
							N Rese				11100					
									•							

Page 165 of 219 Version: 0.06





#### 8.2.65. CABC Control 2 (C8h)

		ABC Control 2 (Con)											
C8h					(	CABC	CTRL1	(CAB	C Coi	ntrol 1)			
	D/CX	RDX	WRX	D[15:8]	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XXXXXXXX	1	1	0	0	1	0	0	0	C8h
1 <sup>st</sup> Parameter	1	1	Î.	XXXXXXX	0	0	0	0	0	LEDONR	LEDONPOL	PWMPOL	XX
	PWMPC	<b>)L</b> : The b	oit is used	d to define polar	ty of C	ABC_	PWM s	ignal.					
				BL	BL LEDPWMPOL CABC_PWN					ABC_PWM	pin		
				0		0				Always lov			
				0		1		0		Always hig			
				1		0					WM signal		
		1 1 Inversed polarity of PWM signal											
		LEDONPOL: This bit is used to control CABC_ON pin.											
	LEDON	POL: Th	is bit is u	sed to control C	ABC_0	ON pin							
Description				BL	LEDO	NPOL			CABC	CON pin			
				0	C		-			0			
				0	1		+		1.5	1 DONR			
				1	<u>C</u> 1			In		d LEDONR			
				_ ' _ '	'		1		IVEI SE	J LLDONII			
	LEDONR: This bit is used to control CABC_ON pin.												
				L	EDON	R		De	escripti	on			
					0				Low				
					1				High				
Restriction													
							Chatura						
				Normal	Mode		Status No.	la OFI	= Slee		vailability Yes		
Register				Norma							Yes		
Availability				Partial							Yes		
				Partial							Yes		
						S	leep IN	1			Yes		
												1	
									Defa	ault Value			
Deferrit				Stat	us		LEDO	NR	LEDO	ONPOL L	.EDPWMPOL		
Default					ower On Sequence					'b0	1'b0	1	
				SW R			1'b( No cha	1		hange	No change	1	
							1'b(			'b0	1'b0		
				HW R						1		_	

Page 166 of 219 Version: 0.06





#### 8.2.66. CABC Control 3 (C9h)

C9h	CABCCTRL2 (CABC Control 2)												
	D/CX	RDX	WRX	D[15:8]	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	0 1 ↑ XXXXXXXX 1 1 0 0 1 0 0 1 C9h											
1 <sup>st</sup> Parameter	1	1	<b>↑</b>	XXXXXXXX THRES_MOV[3:0] THRES_STILL[3:0]							XX		

**THRES\_MOV [3:0]**: This parameter is used to set the ratio (percentage) of the maximum number of pixels that makes display image white (data="63) to the total of pixels by image process in MOVING image mode. After this parameter sets the number of pixels that makes display image white, threshold grayscale value (DTH) that makes display image white is set so that the number of the pixels set by this parameter does not change.

TH	RES_	MOV[	3:0]	Danawinting
D3	D2	D1	D0	Description
0	0	0	0	99 %
0	0	0	1	98 %
0	0	1	0	96 %
0	0	1	1	94 %
0	1	0	0	92 %
0	1	0	1	90 %
0	1	1	0	88 %
0	1	1	1	86 %

TH	RES_I	December		
D3	D2	D1	D0	Description
1	0	0	0	84 %
1	0	0	1	82 %
1	0	1	0	80 %
1	0	1	1	78 %
1	1	0	0	76 %
1	1	0	1	74 %
1	1	1	0	72 %
1	1	1	1	70 %


**THRES\_STILL [3:0]**: This parameter is used to set the ratio (percentage) of the maximum number of pixels that makes display image white (data="63) to the total of pixels by image process in STILL mode. After this parameter sets the number of pixels that makes display image white, threshold grayscale value (DTH) that makes display image white is set so that the number of the pixels set by this parameter does not change.

Description

Restriction

THE	RES_S	December		
D3	D2	D1	D0	Description
0	0	0	0	99 %
0	0	0	1	98 %
0	0	1	0	96 %
0	0	1	1	94 %
0	1	0	0	92 %
0	1	0	1	90 %
0	1	1	0	88 %
0	1	1	1	86 %

THE	RES_S	December		
D3	D2	D1	D0	Description
1	0	0	0	84 %
1	0	0	1	82 %
1	0	1	0	80 %
1	0	1	1	78 %
1	1	0	0	76 %
1	1	0	1	74 %
1	1	1	0	72 %
1	1	1	1	70 %



Page 167 of 219 Version: 0.06





		Status		Availability	
Register	Normal Mode ON, Id	Normal Mode ON, Idle Mode OFF, Sleep OUT			
Register	Normal Mode ON, I	dle Mode ON, Sleep (	TUC	Yes	
Availability	Partial Mode ON, Id	lle Mode OFF, Sleep (	TUC	Yes	
,	Partial Mode ON, Idle Mode ON, Sleep OUT			Yes	
	Sleep IN			Yes	
	Otatora	Default Valu		ue	
	Status	THRES_MOV[3:0]	THR	ES_STILL[3:0	
Default	Power ON Sequence	4'b1011 b	4'b1011 b		
	S/W Reset	4'b1011 b	4'b1011 b		
	H/W Reset	4'b1011 b		4'b1011 b	

Version: 0.06







#### 8.2.67. CABC Control 4 (CAh)

CAh		CABCCTRL3 (CABC Control 3)											
	D/CX	RDX	WRX	D[15:8]	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	<b>↑</b>	XXXXXXX	1	1	0	0	1	0	1	0	CAh
1 <sup>st</sup> Parameter	1	1	1	XXXXXXXX	0	0	0	0	THRES_UI[3:0]			XX	

**THRES\_UI [3:0]**: This parameter is used to set the ratio (percentage) of the maximum number of pixels that makes display image white (data="63) to the total of pixels by image process in USER INTERFACE mode. After this parameter sets the number of pixels that makes display image white, threshold grayscale value (DTH) that makes display image white is set so that the number of the pixels set by this parameter does not change.

TI	HRES	Dagawintian		
D3	D2	D1	D0	Description
0	0	0	0	99 %
0	0	0	1	98 %
0	0	1	0	96 %
0	0	1	1	94 %
0	1	0	0	92 %
0	1	0	1	90 %
0	1	1	0	88 %
0	1	1	1	86 %





Ros	etric	stin	n

Description

Register	
Availability	

Status	Availability
Normal Mode ON, Idle Mode OFF, Sleep OUT	Yes
Normal Mode ON, Idle Mode ON, Sleep OUT	Yes
Partial Mode ON, Idle Mode OFF, Sleep OUT	Yes
Partial Mode ON, Idle Mode ON, Sleep OUT	Yes
Sleep IN	Yes

Status	Default Value			
Power ON Sequence	4'b1011 b			
S/W Reset	4'b1011 b			
H/W Reset	4'b1011 b			

Page 169 of 219 Version: 0.06





#### 8.2.68. CABC Control 5 (CBh)

CBh	CABCCTRL4 (CABC Control 4)												
	D/CX	RDX	WRX	D[15:8]	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	<b>↑</b>	XXXXXXX	1	1	0	0	1	0	1	1	CBh
1 <sup>st</sup> Parameter	1	1	1	XXXXXXXX	XX DTH_MOV[3:0]		DTH_STILL[3:0]			XX			

**DTH\_MOV [3:0]**: This parameter is used set the minimum limitation of grayscale threshold value in MOVING image mode.

D	TH_M	Danawinting		
D3	D2	D1	D0	Description
0	0	0	0	224
0	0	0	1	220
0	0	1	0	216
0	0	1	1	212
0	1	0	0	208
0	1	0	1	204
0	1	1	0	200
0	1	1	1	196

DTH\_STILLI[3:0]

D	TH_M	December		
D3	D2	D1	D0	Description
1	0	0	0	192
1	0	0	1	188
1	0	1	0	184
1	0	1	1	180
1	1	0	0	176
1	1	0	1	172
1	1	1	0	168
1	1	1	1	164


DTH\_OPT [2:0]: This parameter is used to set the minimum limitation of grayscale threshold value in STILL image mode.

Description

224 220 216

	D3	D2	D1	D0
	0	0	0	0
Description	0	0	0	1
	0	0	1	0
	0	0	1	1
	0	1	0	0
	0	1	0	1
	_	4	1	0

D'	TH_S	December		
D3	D2	D1	D0	Description
1	0	0	0	192
1	0	0	1	188
1	0	1	0	184
1	0	1	1	180
1	1	0	0	176
1	1	0	1	172
1	1	1	0	168
1	1	1	1	164



Restriction

Register

Availability

Status	Availability
Normal Mode ON, Idle Mode OFF, Sleep OUT	Yes
Normal Mode ON, Idle Mode ON, Sleep OUT	Yes
Partial Mode ON, Idle Mode OFF, Sleep OUT	Yes
Partial Mode ON, Idle Mode ON, Sleep OUT	Yes
Sleep IN	Yes

Page 170 of 219 Version: 0.06





	_				
		0.1-1-	Default Value		
		Status	DTH_MOV[3:0]	DTH_STILL[3:0]	
Default		Power ON Sequence	4'b1010 b	4'b1000 b	
		S/W Reset	4'b1010 b	4'b1000 b	
		H/W Reset	4'b1010 b	4'b1000 b	

Version: 0.06





#### 8.2.69. CABC Control 6 (CCh)

CCh	CABC	CABCCTRL5 (CABC Control 5)															
	D/CX	RDX	WRX	<u> </u>	D	[15:8]	D7	De	3	D5	D4	D	3	D2	D1	D0	HEX
Command	0	1	<b>↑</b>			XXXX		1		0	0	1		1	0	0	CCh
1 <sup>st</sup> Parameter	1	1	1		XXX	XXXX	X 0	0		0	0			DTH_I	JI[3:0]		XX
	DTH_UI	<b>3:0]</b> : This	parame	ter is	used s	et the	minimum limi	tatior	n of g	raysc	ale thr	esholo	l valu	ıe in U	SER IN	TERFAC	E mode.
				DTH_	UI[3:0		Description			DTH_	UI[3:0		Da	o o ri m ti o	<b>5</b>		
			D3	D2	D1	D0	Description		D3	D2	D1	D0	Des	scriptio	n		
			0	0	0	0	252	-	1	0	0	0		220			
			0	0	0	1	248		1	0	0	1		216			
			0	0	1	0	244 240	-	1	0	1	1		212 208			
			0	1	0	0	236	1	1	1	0	0		204			
			0	1	0	1	232		1	1	0	1		200			
			0	1	1	0	228		1	1	1	0		196			
			0	1	1	1	224		1	1	1	1		192			
			0%	, 0				/		DTH		63	→G	∂ray so	cale		
Restriction																	
							C: .					A 'I	L-1124	_			
				N	ormal	Modo	Status ON, Idle Mod	۰ OE	E 01/	00n O		Availa Ye					
Register							ON, Idle Mod					Ye					
Availability							ON, Idle Mod			-		Ye					
, wanabiiriy							ON, Idle Mod					Ye					
							Sleep IN					Ye	S				
							Status				Value						
Default						Po	wer ON Sequ	ence		4'b010		-					
Delault	1						S/W Reset		4	4'b01(	00 b	_					
							H/W Reset			4'b01(							

Page 172 of 219 Version: 0.06





#### 8.2.70. CABC Control 7 (CDh)


CDh	CABCCTRL6 (CABC Control 6)												
	D/CX	RDX	WRX	D[15:8]	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	<b>↑</b>	XXXXXXX	1	1	0	0	1	1	0	1	CDh
1 <sup>st</sup> Parameter	1	1	<b>↑</b>	XXXXXXX	0	DIN	/_MOV[2	2:0]	0	DIM	_STILL	[2:0]	XX

**DIM\_STILL** [2:0]: This parameter is used set the transition time of brightness level change to avoid the sharp brightness change on vision in still mode.

**DIM\_MOV** [2:0]: This parameter is used set the transition time of brightness level change to avoid the sharp brightness change on vision in still mode.

DIM_MOV	/[2:0]/DIM_S	Description		
D2	D1	D0	Description	
0	0	0	1 frame	
0	0	1	1 frame	
0	1	0	2 frames	
0	1	1	4 frames	
1	0	0	8 frames	
1	0	1	16 frames	
1	1	0	32 frames	
1	1	1	64 frames	

Description



Note: As above picture DIM1[2:0] mean DIM\_MOV[2:0] or DIM\_STILL[2:0] or DIM\_UI[2:0] in different mode.

Restriction

Register
Availability

Status	Availability
Normal Mode ON, Idle Mode OFF, Sleep OUT	Yes
Normal Mode ON, Idle Mode ON, Sleep OUT	Yes
Partial Mode ON, Idle Mode OFF, Sleep OUT	Yes
Partial Mode ON, Idle Mode ON, Sleep OUT	Yes
Sleep IN	Yes

Default

Otatora	Default Value						
Status	DIM_MOV[2:0]	DIM_STILL[2:0]					
Power ON Sequence	4'b100 b	3'b011 b					
S/W Reset	4'b100 b	3'b011 b					
H/W Reset	4'b100 b	3'b011 b					

Page 173 of 219 Version: 0.06






#### 8.2.71. CABC Control 8 (CEh)

CEh	CABCCTRL7 (CABC Control 7)												
	D/CX	RDX	WRX	D[15:8]	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	<b>↑</b>	XXXXXXX	1	1 1 0		0	1	1 1		0	CEh
1 <sup>st</sup> Parameter	1	1	1	XXXXXXX		DIM_N	IIN[3:0]		0	D	IM_UI[2:	0]	XX

**DIM\_UI [2:0]**: This parameter is used set the transition time of brightness level change to avoid the sharp brightness change on vision in UI mode.

DIM_MO\	/[2:0]/DIM_S	STILL[2:0]	Description				
D2	D1	D0	Description				
0	0	0	1 frame				
0	0	1	1 frame				
0	1	0	2 frames				
0	1	1	4 frames				
1	0	0	8 frames				
1	0	1	16 frames				
1	1	0	32 frames				
1	1	1	64 frames				

Description



Note1: As above picture DIM1[2:0] mean DIM\_MOV[2:0] or DIM\_STILL[2:0] or DIM\_UI[2:0] in different mode.

Note2: As above picture DIM2[3:0] mean DIM\_MIN[3:0].

**DIM\_MIN [3:0]:** The parameter is used to set the imitation of minimum brightness change. If the parameter is large than the difference between target brightness and current brightness, then the brightness will not change.

Restriction

	Status	Availability
	Normal Mode ON, Idle Mode OFF, Sleep OUT	Yes
Register	Normal Mode ON, Idle Mode ON, Sleep OUT	Yes
Availability	Partial Mode ON, Idle Mode OFF, Sleep OUT	Yes
	Partial Mode ON, Idle Mode ON, Sleep OUT	Yes
	Sleep IN	Yes

Default

Default	Value
DIM_MIN[3:0]	DIM_UI[2:0]
4'b0000 b	3'b010 b
4'b0000 b	3'b010 b
4'b0000 b	3'b010 b
	4'b0000 b 4'b0000 b

Page 174 of 219 Version: 0.06





#### 8.2.72. CABC Control 9 (CFh)

	CABC CONTROL 9 (CFII)  CABCCTRL8 (CABC Control 8)													
CFh		T	T T			CABCC	TRL8 (C	CABC	ontrol	1		1	1	T
	DCX	RDX	WRX	D[15		D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	<u> </u>	XXXXX		1	1	0	0	1	1	1	1	CFh
1 <sup>st</sup> Parameter	1	1	<u> </u>	XXXXX						WM_D				XX
	PWM_DI	<b>V [7:0]</b> : P	TUO_MW	output peri	od cor	ntrol. This	comm	and is u	sed to a	adjust tl	ne PWM	1 waveform	period of PW	M_OUT.
	The PWN	И period с	an be calcu	ılated usin	g the e	equation	in the fo	llowing	•					
								4.03						
				f	m. or	<sub>m</sub> = _		181	MHz_					
				- PW	VM_OC	$_{\rm TT} = \frac{1}{(P)}$	$WM_{-}$	DIV	7 : 0]-	+1)×1	255			
						PWM	_DIV[7:0	)]						
		D7 D6 D5 D4 D3 D2 D1 D0 f <sub>PWM_OUT</sub>												
				0	0	0 0	0	0	0 (	70	.58 KHz	<u>.                                      </u>		
				0	0	0 0	0	0	0 1		.29 KHz			
					0	0 0	0	0	1 (		.53 KHz			
					0	0 0	0	0	1 1		.64 KHz			
				0	0	0 0	0	1	0 (	) 14	.11KHz			
Description							:				:			
Boompaon				1	1	1 1	1	0	1 1	2	80.0Hz			
					1	1 1	1	1	0 (		79.0 Hz			
				1	1	1 1	1	1	0 1		77.9 Hz			
				1	1	1 1	1	1	1 (		76.8 Hz			
				1	1	1 1	1	1	1 1	27	75.8 Hz			
				_ا		fpwm_	L TUC						CABC	ON
				'			ار ا			7				
	PWM	OUT												
	_				<b>t</b> or	1	toff				J	L		ı
				<b>←</b>		<b></b>	<b>←</b>							
	Note : Th	ne output i	frequency to	olerance of	f interi	nal freque	ency div	ider in (	CABC is	±10%				
Restriction	EXTC sh	ould be hi	igh to enab	le this com	mand									
							tatus				ailabilit	У		
Register						ON, Idl			•		Yes			
						e ON, Id					Yes			
Availability						ON, Idle ON, Idl					Yes Yes			
				i ailia	. IVIOUR		ep IN	J. V, OR	, Sp 00		Yes			
						Sta	tus	С	efault \	/alue				
Default					Р	ower ON	Sequer	ice 8	'b00011	000				
						H/W	Reset	8	'b00011	000				

Page 175 of 219 Version: 0.06





#### 8.2.73. NV Memory Write (D0h)

D0h		NVMWR (NV Memory Write)												
	D/CX	RDX	WRX	D[15:8]	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	<b>↑</b>	XXXXXXXX	1	1	0	1	0	0	0	0	D0h	
1 <sup>st</sup> Parameter	1	1	1	XXXXXXXX	0	0	0		PG	M_ADR[	4:0]		XX	
2 <sup>nd</sup> Parameter	1	1	<b>↑</b>	XXXXXXX				PGM_D	ATA[7:0]				XX	
Description	This command is used to program the NV memory data. After a successful OTP operation, the information of PGM_D.  [7:0] will programmed to NV memory.  PGM_ADR [4:0]: The select bits of ID1, ID2, ID3, VMF[6:0] programming.  PGM_ADR[4:0]: Programmed NV Memory Selection  O O O O ID1 programming  O D O O ID3 programming  O D O O ID3 programming  O D O O ID3 programming  O D O O ID3 programming  Reserved  PGM_DATA [7:0]: The PGM_DATA is set by user.												_5/11/4	
Restriction														
Register Availability	Status Availability  Normal Mode ON, Idle Mode OFF, Sleep OUT Yes  Normal Mode ON, Idle Mode ON, Sleep OUT Yes  Partial Mode ON, Idle Mode OFF, Sleep OUT Yes  Partial Mode ON, Idle Mode ON, Sleep OUT Yes  Sleep IN Yes													
Default	Status         Default Value           PGM_ADR[4:0]         PGM_DATA[7:0]           Power ON Sequence         3'b00000         8'bXXXXXXXXX           H/W Reset         3'b00000         8'bXXXXXXXXXX													

Page 176 of 219 Version: 0.06





#### 8.2.74. NV Memory Protection Key (D1h)

D1h					NVMP	KEY (NV	Memory	Protection I	(ey)					
	D/CX	RDX	WRX	D[15:8]	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	XXXXXXX	1	1	0	1	0	0	0	1	D1h	
1 <sup>st</sup> Parameter	1	1	1	XXXXXXX	XXX KEY[23:16]									
2 <sup>nd</sup> Parameter	1	1	1	XXXXXXX	XXX KEY[15:8]									
3 <sup>rd</sup> Parameter	1	1	1	XXXXXXX	XXXX KEY[7:0] 66									
Description	0x55A	(EY [23:0]: NV memory programming protection key. When writing OTP data to D0h, this register must be set to ex55AA66h to enable OTP programming. If D1h register is not written with 0x55AA66h, then NV memory programming will be aborted.												
Restriction														
				Nama	Mada O	Statu		Class OUT	Availal					
Register						•		Sleep OUT Sleep OUT	Yes Yes					
Availability						•		Sleep OUT	Yes					
Availability								Sleep OUT	Yes					
						Sleep			Yes					
Default	Status Default Value Power ON Sequence 24'h55AA66h H/W Reset 24'h55AA66h													

Page 177 of 219 Version: 0.06





#### 8.2.75. NV Memory Status Read (D2h)

D2h	RDNVM (NV Memory Status Read)												
	D/CX	RDX	WRX	D[15:8]	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	<b>↑</b>	XXXXXXXX	1	1	0	1	0	0	1	0	D2h
1 <sup>st</sup> Parameter	1	<b>↑</b>	1	XXXXXXXX	Х	Χ	Х	Χ	Х	Χ	Х	Х	XX
2 <sup>nd</sup> Parameter	1	<b>↑</b>	1	XXXXXXXX		ID2_0	CNT[3:0]				XX		
3 <sup>rd</sup> Parameter	1	1	1	XXXXXXXX		VMF_	CNT[3:0]		ID3 CNT[3:0]				XX
4 <sup>th</sup> Parameter	1	<b>↑</b>	1	XXXXXXX	BUSY	0	0	0	0	0	0	0	XX
3 <sup>rd</sup> Parameter	1 1	↑ ↑	1	XXXXXXXX	BUSY	VMF_		0	0		CNT[3:0] CNT[3:0] 0	0	E

**PGM\_CNT [1:0]:** NV memory program record. The bits will increase "+1" automatically after writing the NV\_VMF [5:0] to NV memory.

ID1_CN	T[3:0]/ID2_CN VMF_C	IT[3:0] / ID3_C NT[3:0]	NT[3:0] /	Description
0	0	0	No Programmed	
0	0	0	1	Programmed 1 time
0	0	1	1	Programmed 2 times
0	1	1	1	Programmed 3 times
1	1	1	1	Programmed 4 times

BUSY: The status bit of NV memory programming.

BUSY	The Status of NV Memory
0	Idle
1	Busy

Restriction

Description

	Status	Availability
	Normal Mode ON, Idle Mode OFF, Sleep OUT	Yes
Register	Normal Mode ON, Idle Mode ON, Sleep OUT	Yes
Availability	Partial Mode ON, Idle Mode OFF, Sleep OUT	Yes
,	Partial Mode ON, Idle Mode ON, Sleep OUT	Yes
	Sleep IN	Yes

Default Value Status ID3\_CNT ID2\_CNT ID1\_CNT VMF\_CNT **BUSY** OTP\_DATA Default Power ON Sequence Χ Χ Χ Χ Χ Χ Χ H/W Reset Χ Χ Χ Χ Χ Χ Χ

Page 178 of 219 Version: 0.06





#### 8.2.76. Read ID4 (D3h)

D3h						RDID4	(Read ID	04)					
	D/CX	RDX	WRX	D[15:8]	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XXXXXXX	1	1	0	1	0	0	1	1	D3h
1 <sup>st</sup> Parameter	1	1	1	XXXXXXX	Х	X	Χ	Х	Χ	Х	Х	Х	XX
2 <sup>nd</sup> Parameter	1	1	1	XXXXXXX	0	0	0	0	0	0	0	0	00h
3 <sup>rd</sup> Parameter	1	1	1	XXXXXXX	1	0	0	1	0	1	0	0	94h
4 <sup>th</sup> Parameter	1	<b>↑</b>	1	XXXXXXX	1	0	0	0	0	0	1	0	86h
	Read I	C device	e code.										
Description	The 1 <sup>st</sup>	The 1 <sup>st</sup> parameter is dummy read period.											
Description	The 2 <sup>nd</sup>	a parame	eter mean	s the IC versior	۱.								
	The 3 <sup>rd</sup>	The 3 <sup>rd</sup> and 4 <sup>th</sup> parameter mean the IC model name.											
Restriction													
						Status			Availa				
Register				Normal	Mode ON	, Idle Mode	e OFF, SI	eep OUT	Yes	S			
Register				Normal	Mode ON	, Idle Mod	e ON, SI	eep OUT	Yes	S			
Availability				Partial N	Mode ON,	Idle Mode	OFF, SI	eep OUT	Yes	S			
				Partial	Mode ON	, Idle Mode	e ON, Sle	ep OUT	Yes	S			
						Sleep IN			Yes	S			
					S	tatus	D	efault Val	ue				
Default					Power Ol	N Sequen	ce ID4	=24'h0094	186h				
					H/W	Reset	ID4	=24'h0094	186h				

Version: 0.06





#### 8.2.77. PGAMCTRL(Positive Gamma Control) (E0h)

	PGAMCTRL (Positive Gamma Control)												
	D/CX	RDX	WRX	D[15:8]	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XXXXXXX	1	1	1	0	0	0	0	0	E0h
1 <sup>st</sup> Parameter	1	1	1	XXXXXXX	0	0	0 VP0[4:0]						XX
2 <sup>nd</sup> Parameter	1	1	1	XXXXXXX	0	0	VP1[5:0]						XX
3 <sup>rd</sup> Parameter	1	1	1	XXXXXXX	0	0	VP2[5:0]						XX
4 <sup>th</sup> Parameter	1	1	1	XXXXXXX	0	0	0 0 VP4[3:0]					XX	
5 <sup>th</sup> Parameter	1	1	1	XXXXXXX	0	0	0 VP6[4:0]						XX
6 <sup>th</sup> Parameter	1	1	1	XXXXXXX	0	0	0	0	VP13[3:0]				XX
7 <sup>th</sup> Parameter	1	1	1	XXXXXXX	0		VP20[6:0]						XX
8 <sup>th</sup> Parameter	1	1	1	XXXXXXX		VP36	6[3:0] VP27[3:0]						XX
9 <sup>th</sup> Parameter	1	1	1	XXXXXXX	0		VP43[6:0]						XX
10 <sup>th</sup> Parameter	1	1	1	XXXXXXX	0	0	0	0		VP50[3:0]			
11 <sup>th</sup> Parameter	1	1	1	XXXXXXX	0	0	0	VP57[4:0]					XX
12 <sup>th</sup> Parameter	1	1	1	XXXXXXX	0	0	0	0	VP59[3:0]				XX
13 <sup>th</sup> Parameter	1	1	1	XXXXXXX	0	0	VP61[5:0]						XX
14 <sup>th</sup> Parameter	1	1	1	XXXXXXX	0	0	VP62[5:0]						XX
15 <sup>th</sup> Parameter	1	1	1	XXXXXXX	0	0	0 VP63[4:0]						XX
Description	Set the gray scale voltage to adjust the gamma characteristics of the TFT panel.												
Restriction													
	Status Availability												
Register	Normal Mode ON, Idle Mode OFF, Sleep OUT Yes												
negistei					Normal Mode ON, Idle Mode ON, Sleep OUT					S			
Availability	Partial Mode ON, Idle Mode OFF, Sleep OUT Yes												
		Partial Mode ON, Idle Mode ON, Sleep OUT Yes											
		Sleep IN Yes											

Page 180 of 219 Version: 0.06





### 8.2.78. NGAMCTRL (Negative Gamma Correction) (E1h)

		NGAMCTRL (Negative Gamma Correction)											
	D/CX	RDX	WRX	D[15:8]	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	<b>↑</b>	XXXXXXXX	1	1	1	0	0	0	0	1	E1h
1 <sup>st</sup> Parameter	1	1	<b>↑</b>	XXXXXXX	0	0	0			VN0[4:0]			
2 <sup>nd</sup> Parameter	1	1	<b>↑</b>	XXXXXXX	0	0			VN1	[5:0]			XX
3 <sup>rd</sup> Parameter	1	1	<b>↑</b>	XXXXXXX	0	0			VN2	[5:0]			XX
4 <sup>th</sup> Parameter	1	1	<b>↑</b>	XXXXXXXX	0	0	0	0		VN4	[3:0]		XX
5 <sup>th</sup> Parameter	1	1	<b>↑</b>	XXXXXXX	0	0	0		F	RVN6[4:0]			XX
6 <sup>th</sup> Parameter	1	1	<b>↑</b>	XXXXXXX	0	0	0	0		VN13	8[3:0]		XX
7 <sup>th</sup> Parameter	1	1	<b>↑</b>	XXXXXXXX	0			١	VN20[6:0]				XX
8 <sup>th</sup> Parameter	1	1	<b>↑</b>	XXXXXXXX		VN36	6[3:0]			VN27	[3:0]		XX
9 <sup>th</sup> Parameter	1	1	<b>↑</b>	XXXXXXX	0			١	VN43[6:0]				XX
10 <sup>th</sup> Parameter	1	1	<b>↑</b>	XXXXXXX	0	0	0	0		VN50	[3:0]		XX
11 <sup>th</sup> Parameter	1	1	<b>↑</b>	XXXXXXXX	0	0	0		١	VN57[4:0]			XX
12 <sup>th</sup> Parameter	1	1	<b>↑</b>	XXXXXXX	0	0	0	0		VN59[3:0]			XX
13 <sup>th</sup> Parameter	1	1	<b>↑</b>	XXXXXXXX	0	0			VN61	[5:0]			XX
14 <sup>th</sup> Parameter	1	1	1	XXXXXXXX	0	0			VN62	[5:0]			XX
15 <sup>th</sup> Parameter	1	1	<b>↑</b>	XXXXXXX	0	0	0		١	/N63[4:0]			XX
Description	Set th	e gray	scale v	oltage to adju	st the ga	mma cha	ıracterist	ics of the	TFT par	nel.			
Restriction													
						Status			Availa	bility			
				Norma	I Mode Of	N, Idle Mo	ode OFF, Sleep OUT Yes						
Register				Norma	al Mode O	N, Idle Mo	Mode ON, Sleep OUT Yes						
Availability				Partia	Mode ON	I, Idle Mod	Mode OFF, Sleep OUT Yes						
•				Partia	I Mode Of	N, Idle Mo	de ON, SI	ON, Sleep OUT Yes					
						Sleep II	N		Ye	S			

Page 181 of 219 Version: 0.06





### 8.2.79. Digital Gamma Control 1 (E2h)

E2h					DGAM	CTRL (Digi	tal Gam	ma Co	ntrol	1)				
	D/CX	RDX	WRX	D[15:8]	D7	D6	D5	D4		D3	D2	D1	D0	HEX
Command	0	1	1	XXXXXXX	( 1	1	1	0		0	0	1	0	E2h
1 <sup>st</sup> Parameter	1	1	1	XXXXXXX	(	RCA0[	3:0]			BCA0[3:0]				XX
:	1	1	1	XXXXXXX	(	RCAx[	3:0]				BCA	Ax[3:0]		XX
16 <sup>rd</sup> Parameter	1	1	1	XXXXXXX	(	RCA15	[3:0]				BCA	15[3:0]		XX
Description		Ax [3:0]: Gamma Macro-adjustment registers for red gamma curve.  Ax [3:0]: Gamma Macro-adjustment registers for blue gamma curve.												
Restriction														
Register Availability		Status Availab  Normal Mode ON, Idle Mode OFF, Sleep OUT Yes  Normal Mode ON, Idle Mode ON, Sleep OUT Yes  Partial Mode ON, Idle Mode OFF, Sleep OUT Yes  Partial Mode ON, Idle Mode ON, Sleep OUT Yes								es es es				
Default					Sta	Sleep IN tus Sequence	RCAx		BCA					
					H/W F		ТВ			3D	<u> </u>			

#### 8.2.80. Digital Gamma Control 2 (E3h)

5.2.80. Digital Gamma Control 2 (E3n)													
				DGAM	CTRL (Dig	ital Gam	nma Co	ontro	l 2)				
D/CX	RDX	WRX	D[15:8]	D7	D6	D5	D4		D3	D2	D1	D0	HEX
0	1	1	XXXXXXX	( 1	1	1	0		0	0	1	1	E3h
1	1	1	XXXXXXX	(	RFA0	[3:0]				BFA	A0[3:0]		XX
1	1	<b>↑</b>	XXXXXXX	(	RFAx	[3:0]				BFA	Ax[3:0]		XX
1	1	1	XXXXXXX	(	RFA63	3[3:0]				BFA	63[3:0]		XX
RFAx [	<b>3:0]:</b> G	amma M	icro-adjustme	ent register	for red gar	nma cur	ve.						
BFAx [	<b>3:0]:</b> Ga	amma M	icro-adjustme	ent register	for blue ga	ımma cı	ırve.						
					Status				Availa	ability			
			Norm	Normal Mode ON, Idle Mode OFF, Sleep OUT									
			Norm	al Mode O	N, Idle Mod	de ON, S	Sleep C	TUC	Υe	es			
			Partia	al Mode ON	I, Idle Mod	e OFF, S	Sleep C	DUT	Ye	es			
			Parti	al Mode Of	N, Idle Mod	e ON, S	leep C	UT	Ye	es			
					Sleep IN				Ye	es			
Default Value							1						
				Sta	itus					ĺ			
				Power ON	Sequence			Т	BD				
				H/W	Reset	TE	3D	Т	BD				
	D/CX 0 1 1 1 RFAx [	D/CX RDX 0 1 1 1 1 1 1 1 RFAx [3:0]: Ga	D/CX RDX WRX 0 1 ↑ 1 1 ↑ 1 1 ↑ 1 1 ↑ RFAx [3:0]: Gamma M	D/CX	D/CX	DGAMCTRL (Digition of Digition	D/CX	DGAMCTRL (Digital Gamma Color)	DGAMCTRL (Digital Gamma Contro	DGAMCTRL (Digital Gamma Control 2)   D/CX	DGAMCTRL (Digital Gamma Control 2)   DGAMCTRL (Digital Gamma Control 2)   DGAMCTRL (Digital Gamma Control 2)   DGAMCTRL (Digital Gamma Control 2)   DGAMCTRL (Digital Gamma Control 2)   DGAMCTRL (Digital Gamma Control 2)   DGAMCTRL (Digital Gamma Control 2)   DGAMCTRL (Digital Gamma Control 2)   DGAMCTRL (Digital Gamma Control 2)   DGAMCTRL (Digital Gamma Control 2)   DGAMCTRL (Digital Gamma Control 2)   DGAMCTRL (Digital Gamma Control 2)   DGAMCTRL (Digital Gamma Control 2)   DGAMCTRL (Digital Gamma Control 2)   DGAMCTRL (Digital Gamma Control 2)   DGAMCTRL (Digital Gamma Control 2)   DGAMCTRL (Digital Gamma Control 2)   DGAMCTRL (Digital Gamma Control 2)   DGAMCTRL (Digital Gamma Control 2)   DGAMCTRL (Digital Gamma Control 2)   DGAMCTRL (Digital Gamma Control 2)   DGAMCTRL (Digital Gamma Control 2)   DGAMCTRL (Digital Gamma Control 2)   DGAMCTRL (Digital Gamma Control 2)   DGAMCTRL (Digital Gamma Control 2)   DGAMCTRL (Digital Gamma Control 2)   DGAMCTRL (Digital Gamma Control 2)   DGAMCTRL (Digital Gamma Control 2)   DGAMCTRL (Digital Gamma Control 2)   DGAMCTRL (Digital Gamma Control 2)   DGAMCTRL (Digital Gamma Control 2)   DGAMCTRL (Digital Gamma Control 2)   DGAMCTRL (Digital Gamma Control 2)   DGAMCTRL (Digital Gamma Control 2)   DGAMCTRL (Digital Gamma Control 2)   DGAMCTRL (Digital Gamma Control 2)   DGAMCTRL (Digital Gamma Control 2)   DGAMCTRL (Digital Gamma Control 2)   DGAMCTRL (Digital Gamma Control 2)   DGAMCTRL (Digital Gamma Control 2)   DGAMCTRL (DGAMCTA)   DGAMCTRL (DGAMCTA)   DGAMCTRL (DGAMCTA)   DGAMCTRL (DGAMCTA)   DGAMCTRL (DGAMCTA)   DGAMCTRL (DGAMCTA)   DGAMCTRL (DGAMCTA)   DGAMCTRL (DGAMCTA)   DGAMCTRL (DGAMCTA)   DGAMCTRL (DGAMCTA)   DGAMCTRL (DGAMCTA)   DGAMCTRL (DGAMCTA)   DGAMCTRL (DGAMCTA)   DGAMCTRL (DGAMCTA)   DGAMCTRL (DGAMCTA)   DGAMCTRL (DGAMCTA)   DGAMCTRL (DGAMCTA)   DGAMCTRL (DGAMCTA)   DGAMCTRL (DGAMCTA)   DGAMCTRL (DGAMCTA)   DGAMCTRL (DGAMCTA)   DGAMCTRL (DGAMCTA)   DGAMCTRL (DGAMCTA)   DGAMCTRL (DGAMCTA)   DGAMCTRL (DGAMCTA)   DGAMCTRL (DGAMCTA)   DGAMCTRL (DGAMCTA)	D/CX   RDX   WRX   D[15:8]   D7   D6   D5   D4   D3   D2   D1	DGAMCTRL (Digital Gamma Control 2)

Page 182 of 219 Version: 0.06





### 8.2.81. SPI Read Command Setting(FBh)

FBh		DGAMCTRL (Digital Gamma Control 2)												
	D/CX	RDX	WRX	D[15:8]	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	<b>↑</b>	XXXXXXX	1	1	1	1	1	0	1	1	FBh	
1 <sup>st</sup> Parameter	1	1	1	XXXXXXX	0	0	0	SPI_READ_E	N	SPI_CNT[3:0] XX				
Description	SPI_CI	NT [3:0]	<b>]:</b> SPI rea	ead enable (see ad parameter n only usefull to	umbei	(see not	,	register one tim	e, the next	read nee	ed to set '	'RFBh" ag	ain.	
Restriction														
		Status Availabilir								ility				
Register								OFF, Sleep OUT						
negistei								ON, Sleep OUT						
Availability						•		FF, Sleep OUT						
				Partia	Mode			ON, Sleep OUT	Yes					
	Sleep IN Yes													
Default		Status Default Value SPI_READ_EN SPI_CNT[3						0]						
Delault				Powe	r ON S	Sequence	)	1'b0	4'b0000					
				I	H/W R	eset		1'b0	4'b0000					

Page 183 of 219 Version: 0.06






## 9. Display Data RAM

### 9.1. Configuration

The display data RAM stores display dots and consists of 345,600 bits (320x480x18 bits). There is no restriction on access to the RAM even when the display data on the same address is loaded to DAC. There will be no abnormal visible effect on the display when there is a simultaneous Panel Read and Interface Read or Write to the same location of the Frame Memory.



Page 184 of 219 Version: 0.06








### 9.2. Memory to Display Address Mapping

In this mode, the content of the frame memory within an area where column pointer is 0000h to 013Fh and page pointer is 0000h to 01DFh is displayed.

To display a dot on leftmost top corner, store the dot data at (column pointer, page pointer) = (0,0)




Page 185 of 219 Version: 0.06






## 9.3. MCU to memory write/read direction



The data is written in the order illustrated above. The Counter which dictates where in the physical memory the data is to be written is controlled by "Memory Data Access Control" Command, Bits B5, B6, and B7 as described below.



B5	В6	В7	CASET	PASET
0	0	0	Direct to Physical Column Pointer	Direct to Physical Page Pointer
0	0	1	Direct to Physical Column Pointer	Direct to (479-Physical Page Pointer)
0	1	0	Direct to (319-Physical Column Pointer)	Direct to Physical Page Pointer
0	1	1	Direct to (319-Physical Column Pointer)	Direct to (479-Physical Page Pointer)
1	0	0	Direct to Physical Page Pointer	Direct to Physical Column Pointer
1	0	1	Direct to (479-Physical Page Pointer)	Direct to Physical Column Pointer
1	1	0	Direct to Physical Page Pointer	Direct to (319-Physical Column Pointer)
1	1	1	Direct to (479-Physical Page Pointer)	Direct to (319-Physical Column Pointer)

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

Page 186 of 219 Version: 0.06





Condition	Column Counter	Page counter
When RAMWR/RAMRD command is accepted	Return to "Start column"	Return to "Start Page"
Complete Pixel Read/Write action	Increment by 1	No change
The Column values is large than "End Column"	Return to "Start column"	Increment by 1
The Page counter is large than "End Page"	Return to "Start column"	Return to "Start Page"

Note: Data is always written to the Frame Memory in the same order, regardless of the Memory Write Direction set by MADCTL bits B7, B6 and B5.

The write order for each pixel unit is

D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0						B0

One pixel unit represents 1 column and 1 page counter value on the Frame Memory.

Page 187 of 219 Version: 0.06



Display Data  Direction  Direction				Image in the Memory	Image in the Driver (Frame Memory)
Direction	MV	MX	MY	(MPU)	image in the Driver (Frame Memory)
Normal	0	0	0	B	Memory(0,0)   B   Counter(0,0)   E   E
Y-Mirror	0	0	1	B	Memory(0,0)
X-Mirror	0	1	0	B	Memory(0,0)  B Counter(0,0)
X-Mirror Y-Mirror	0	1	1	B = = = = = = = = = = = = = = = = = = =	Memory(0,0)
X-Y Exchange	1	0	0	B	Memor(0,0)    Counter(0,0)
X-Y Exchange Y-Mirror	1	0	1	B = = = = = = = = = = = = = = = = = = =	Memory(0,0)  Counter(0,0)  B
XY Exchange X-Mirror	1	1	0	B = = = = = = = = = = = = = = = = = = =	Memory(0,0)
XY Exchange X-YMirror	1	1	1	B	Memory(0,0)    Memory(0,0)





## 10. Tearing Effect Information

The Tearing Effect output supplies to the MCU a Panel synchronization information (= Tearing Effect Information) which is telling the position of the refreshing on the display panel, to the MCU which can decide when it can send image information to ILI9486L (Mainly used for a moving image e.g. video clips) that there can avoid the abnormal visual effect on the display panel of ILI9486L.

This information can be enabled or disabled by the Tearing Effect Line Off & On commands. The mode of the Tearing Effect Signal is defined by the parameter of the Tearing Effect Line Off & On commands.

This Tearing Effect information can be sent in two different ways:

- Separated Line, which is so-called Tearing Effect (TE) line.
- Bus, which is so-called Tearing Effect (TEE) Bus Trigger, when ILI9486L is sending a trigger to the MCU.

The TE line is used in MCU parallel interface. The TE line can also be used in DSI case if the tearing Effect (TEE) Bus Trigger is not possible to use. The Tearing Effect (TEE) Bus Trigger is only used in DSI case.

Page 189 of 219 Version: 0.06






## 10.1. Tearing Effect Line

#### 10.1.1. Tearing Effect Line Modes

**Mode 1**, the Tearing Effect Output signal consists of V-Sync information only:



tvdh = The LCD display is not updated from the Frame Memory.


tvdl = The LCD display is updated from the Frame Memory (except Invisible Line – see below).

**Mode 2**, the tearing effect output signal consists of V-Sync and H-Sync information; there is one V-sync and 480 H-sync pulses per field:



thdh = The LCD display is not updated from the Frame Memory.

thdl = The LCD display is updated from the Frame Memory (except Invisible Line – see above).




Note: During Sleep In Mode, the Tearing Effect Output Pin is active Low.

Page 190 of 219 Version: 0.06



#### 10.1.2. Tearing Effect Line Timing

The tearing effect signal is described below:




AC characteristics of Tearing Effect Signal (Frame Rate = 60.5Hz)

Symbol	Parameter	Min.	Max.	Unit	Description
$t_{vdl}$	Vertical timing low duration	TBD	TBD	ms	
$t_{vdh}$	Vertical timing high duration	1000	TBD	us	
t <sub>hdl</sub>	Horizontal timing low duration	TBD	TBD	us	
t <sub>hdh</sub>	Horizontal timing high duration	TBD	500	us	

Notes: 1. The timings in Table as above apply when MADCTL B4=0 and B4=1

- 2. Minimum frequency of the TE-line can not be less than 25Hz when the TE-line is active on Mode 1.
- 3. The signal's rise and fall times (tf, tr) are stipulated to be equal to or less than 15ns.



The Tearing Effect Output Line is fed back to the MCU and should be used to avoid Tearing Effect.

Page 191 of 219 Version: 0.06






## 11. Sleep Out – Command and Self-Diagnostic Functions

#### 11.1. Register loading Detection

Sleep Out-command (Command "Sleep Out (11h)") is a trigger for an internal function of ILI9486L, which indicates, if ILI9486L loading function of factory default values from EEPROM (or similar device) to registers of the display controller is working properly.

There are compared factory values of the EEPROM and register values of the display controller by the display controller (1st step: compares register and EEPROM values, 2nd step: loads EEPROM values to registers). If those both values (EEPROM and register values) are same, there is inverted (= increased by 1) a bit, which is defined in command "Read Display Self-Diagnostic Result (0Fh)" (= RDDSDR) (The used bit of this command is D7). If those both values are not same, this bit (D7) is not inverted (= not increased by 1).

The flow chart for this internal function is following:



Note 1: There is not compared and loaded register values, which can be changed by User (User area commands: 00h to AFh and DAh to DDh), by ILI9486L.

Page 192 of 219 Version: 0.06






### 11.2. Functionality Detection

Sleep Out-command (Command "Sleep Out (11h)") is a trigger for an internal function of ILI9486L, which indicates, if ILI9486L is still running and meets functionality requirements.

The internal function (= the display controller) is comparing, if ILI9486L is still meeting functionality requirements (e.g. booster voltage levels, timings, etc.) If functionality requirement is met, there is an inverted (= increased by 1) bit, which defined in command "Read Display Self- Diagnostic Result (0Fh)" (= RDDSDR) (The used bit of this command is D6). If functionality requirement is not same, this bit (D6) is not inverted (= increased by 1). The flow chart for this internal function is shown as below.

The flow chart for this internal function is following:



Note 1: There is needed 120msec after Sleep Out -command, when there is changing from Sleep In -mode to Sleep Out -mode, before there is possible to check if User's functionality requirements are met and a value of RDDSDR's D6 is valid. Otherwise, there is 5msec delay for D6's value, when Sleep Out -command is sent in Sleep Out -mode.

Page 193 of 219 Version: 0.06





## 12. Power ON/OFF Sequence


IOVCC and VCI can be applied in any order. VCI and IOVCC can be powered down in any order. During power off, if LCD is in the Sleep Out mode, VCI and IOVCC must be powered down minimum 120msec after RESX has been released.

During power off, if LCD is in the Sleep In mode, IOVCC or VCI can be powered down minimum 0msec after RESX has been released.

- Note 1: There will be no damage to ILI9486L if the power sequences are not met.
- Note 2: There will be no abnormal visible effects on the display panel during the Power On/Off Sequences.
- Note 3: There will be no abnormal visible effects on the display between end of Power On Sequence and before receiving Sleep Out command. Also between receiving Sleep In command and Power Off Sequence.
- Note 4: If RESX line is not held stable by host during Power On Sequence as defined in Sections 12.1 and 12.2, then it will be necessary to apply a Hardware Reset (RESX) after Host Power On Sequence is complete to ensure correct operation. Otherwise function is not guaranteed.

### 12.1. Case 1 – RESX line is held High or Unstable by Host at Power ON

If RESX line is held High or unstable by the host during Power On, then a Hardware Reset must be applied after both VCI and IOVCC have been applied – otherwise correct functionality is not guaranteed. There is no timing restriction upon this hardware reset.



trPWRESX1 is applied to RESX falling in the Sleep Out Mode trPWRESX2 is applied to RESX falling in the Sleep In Mode

Note 1: Unless otherwise specified, timings herein show cross point at 50% of signal power level.

## 12.2. Case 2 – RESX line is held Low by Host at Power ON


If RESX line is held Low (and stable) by the host during Power On, then the RESX must be held low for minimum

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

Page 194 of 219 Version: 0.06



10µsec after both VCI and IOVCC have been applied.



trPWRESX1 is applied to RESX falling in the Sleep Out Mode trPWRESX2 is applied to RESX falling in the Sleep In Mode

Note 1: Unless otherwise specified, timings herein show cross point at 50% of signal power level.

Page 195 of 219 Version: 0.06





#### 12.3. Uncontrolled Power Off

The uncontrolled power off means a situation when e.g. there is removed a battery without the controlled power off sequence. There will not be any damages for ILI9486L or ILI9486L will not cause any damages for the host or lines of the interface. At an uncontrolled power off event, ILI9486L will force the display to blank and will not be any abnormal visible effects with in 1 second on the display and remains blank until "Power On Sequence" powers it up.

Page 196 of 219 Version: 0.06





#### 13. Power Level Definition

#### 13.1. Power Levels

6 level modes are defined they are in order of Maximum Power consumption to Minimum Power Consumption:

- Normal Mode On (full display), Idle Mode Off, Sleep Out.
   In this mode, the display is able to show maximum 262,144 colors.
- Partial Mode On, Idle Mode Off, Sleep Out.
   In this mode part of the display is used with maximum 262,144 colors.
- Normal Mode On (full display), Idle Mode On, Sleep Out.
   In this mode, the full display area is used but with 8 colors.
- Partial Mode On, Idle Mode On, Sleep Out.
   In this mode, part of the display is used but with 8 colors.
- 5. Sleep In Mode.
- In this mode, the DC:DC converter, Internal oscillator and panel driver circuit are stopped. Only the MCU interface and memory works with IOVCC power supply. Contents of the memory are safe.

  6. Power Off Mode.
- In this mode, both VCI and IOVCC are removed.


Note1: Transition between modes 1-5 is controllable by MCU commands. Mode 6 is entered only when both Power supplies are removed.

Page 197 of 219 Version: 0.06





#### 13.2. Power Flow Chart



Note 1: There is not any abnormal visual effect when there is changing from one power mode to another power mode.


Note 2: There is not any limitation, which is not specified by User, when there is changing from one power mode to another power mode.

Page 198 of 219 Version: 0.06





## 13.3. LCM Voltage Generation



Page 199 of 219 Version: 0.06





### 14. Reset

### 14.1. Registers

The registers that are initialized are listed as below:

Register	After Powered ON	After Hardware Reset	After Software Reset
Frame Memory	Random	Random	Random
Sleep	In	ln	In
Display Mode	Normal	Normal	Normal
Display Status	Display Off	Display Off	Display Off
Idle Mode	Off	Off	Off
Column Start Address	0000 h	0000 h	0000 h
Column End Address	013F h	013F h	013F h
Page Start Address	0000 h	0000 h	0000 h
Page End Address	01F h	013F h	013F h
Gamma Setting	GC0	GC0	GC0
Partial Area Start	0000 h	0000 h	0000 h
Partial Area End	01DF h	01DF h	01DF h
Memory Data Access Control	00 h	00 h	00h
RDNUMED	00 h	00 h	00h
RDDPM	08 h	08 h	08 h
RDDMADCTL	00 h	00 h	00 h
RDDCOLMOD	07 h	07 h	07 h
RDDIM	00 h	00 h	00 h
RDDSM	00 h	00 h	00 h
RDDSDR	00 h	00 h	00 h
RDDISBV	00 h	00 h	00 h
RDCTRLD	00 h	00 h	00 h
RDCABC	00 h	00 h	00 h
RDCABCMB	00 h	00 h	00 h
TE Output Line	Off	Off	Off
TE Line Mode	Mode 1 (Note 3)	Mode 1 (Note 3)	Mode 1 (Note 3)

Note 1: There will be no abnormal visible effects on the display when S/W or H/W Resets are applied.

Note 2: After Powered-On Reset finishes within 10µs after both VCI & IOVCC are applied.

Note 3: Mode 1 means Tearing Effect Output Line consists of V-Blanking Information only.

Page 200 of 219 Version: 0.06





## 14.2. Output Pins, I/O Pins

	After Power ON	After Hardware Reset	After Software Reset
TE line	Low	Low	Low
DB[17:0] (output driver), SDA	Hi-Z (Inactive)	Hi-Z (Inactive)	Hi-Z (Inactive)

Note 1: There will be no output from DB[17:0] during Power ON/OFF sequence, hardware reset and software reset.

## 14.3. Input Pins


	During Power ON Process	After Power ON	After Hardware Reset	After Software Reset	During Power OFF Process
RESX	See Chapter 12	Input valid	Input valid	Input valid	See Chapter 12
CSX	Input invalid	Input valid	Input valid	Input valid	Input invalid
D/CX	Input invalid	Input valid	Input valid	Input valid	Input invalid
WRX	Input invalid	Input valid	Input valid	Input valid	Input invalid
RDX	Input invalid	Input valid	Input valid	Input valid	Input invalid
RWX	Input invalid	Input valid	Input valid	Input valid	Input invalid
SCL	Input invalid	Input valid	Input valid	Input valid	Input invalid
DB[17:0] (input driver), SDA	Input invalid	Input valid	Input valid	Input valid	Input invalid

Page 201 of 219 Version: 0.06





#### 14.4. Reset Timing



Signal	Symbol	Parameter	Min	Max	Unit
RESX	tRW	Reset pulse duration	Reset pulse duration 10		uS
	+DT	Ponet agned		5 (note 1,5)	mS
	tRT	Reset cancel		120 (note 1,6,7)	mS


Note 1: The reset cancel includes also required time for loading ID bytes, VCOM setting and other settings from EEPROM to registers. This loading is done every time when there is HW reset cancel time (tRT) within 5 ms after a rising edge of RESX.

Note 2: Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according to the table below:

RESX Pulse	Action
Shorter than 5us	Reset Rejected
Longer than 9us	Reset
Between 5us and 9us	Reset starts

Note 3: During the Resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120 ms, when Reset Starts in Sleep Out –mode. The display remains the blank state in Sleep In -mode.) and then return to Default condition for Hardware Reset.

Note 4: Spike Rejection also applies during a valid reset pulse as shown below:



Note 5: When Reset applied during Sleep In Mode.

Note 6: When Reset applied during Sleep Out Mode.


Note7: It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120msec.

Page 202 of 219 Version: 0.06





## 15. NV Memory Programming Flow




Page 203 of 219 Version: 0.06





### 16. Gamma Correction

Positive Gamma Control (E0h)




Page 204 of 219 Version: 0.06





#### Negative Gamma Control (E1h)



Page 205 of 219 Version: 0.06





### 17. Electrical Characteristics

### 17.1. Absolute Maximum Ratings

The absolute maximum rating is listed on following table. When ILI9486L is used out of the absolute maximum ratings, ILI9486L may be permanently damaged. To use ILI9486L within the following electrical characteristics limit is strongly recommended for normal operation. If these electrical characteristic conditions are exceeded during normal operation, ILI9486 will malfunction and cause poor reliability.

Item	Symbol	Unit	Value
Supply voltage	VCI	V	-0.3 ~ +5.0
Supply voltage (Logic)	IOVCC	V	-0.3 ~ +4.6
Supply voltage (Digital)	VCORE	V	-0.3 ~ +2.4
Driver supply voltage	VGH-VGL	V	-0.3 ~ +33.0
Logic input voltage range	VIN	V	-0.3 ~ IOVCC + 0.3
Logic output voltage range	VOUT	V	-0.3 ~ IOVCC + 0.3
Operating temperature	Topr	$^{\circ}\!\mathbb{C}$	-40 ~ +85
Storage temperature	Tstg	$^{\circ}\!\mathbb{C}$	-55 ~ +110

Notes:If the absolute maximum rating of even is one of the above parameters is exceeded even momentarily, the quality of the product may be degraded. Absolute maximum ratings, therefore, specify the values exceeding which the product may be physically damaged. Be sure to use the product within the range of the absolute maximum ratings.

Page 206 of 219 Version: 0.06





#### 17.2. DC Characteristics

DSI is using different state codes which are depending on DC voltage levels of the clock and data lanes. The meaning of the state codes is defined on the following table.

04-4- 0-4-	Line DC Voltage Levels					
State Code	CLOCK_P or DATA_N	CLOCK_N or DATA_P				
HS-0	Low (HS)	High (HS)				
HS-1	High (HS)	Low (HS)				
LP-00	Low (LP)	Low (LP)				
LP-01	Low (LP)	High (LP)				
LP-10	High (LP)	Low (LP)				
LP-11	High (LP)	Low (LP)				


Note:  $Ta=-30 \, \mathcal{C}$  to  $70 \, \mathcal{C}$  (to  $+85 \, \mathcal{C}$  no damage)

#### 17.2.1. DC characteristics for Power Lines

Demonstra	Ols al	O a malifelia m	5	112		
Parameter	Symbol Condition		Min.	Тур.	Max.	Unit
Analog power supply voltage	Analog power supply voltage V <sub>CI</sub> Ope		2.5	3.7	4.8	٧
Digital power supply voltage	V <sub>IOVCC</sub>	I/O supply voltage	1.65	1.8	1.95	٧
Analog power supply voltage noise	V <sub>CI NOISE</sub>	Noise window, 0 to 100MHz	-	-	500	mV
Digital power supply voltage noise	V <sub>IOVCC NOISE</sub>	Noise window, 0 to 100MHz	-	-	500	mV

Note 1: Ta=-30  $\mathcal{C}$  to 70  $\mathcal{C}$  (to +85  $\mathcal{C}$  no damage)

Note 2: These values are not symmetric amplitude, which centre points are IOVCC or VCI. See examples as reference purposes, when VCI\_NOISE and IOVCC\_NOISE are maximums, below.



Page 207 of 219 Version: 0.06





#### 17.2.2. DC characteristics for DSI LP mode

DC levels of the LP-00, LP-01, LP-10 and LP-11 are defined on table below: DC Characteristics for DSI LP mode when LP-RX, LP-CD or LP-TX is mentioned on the condition column. Other logical levels of the table are for MCU interface.


Parameter	Symbol	Condition		Specification		Unit
Logic High level output voltage	$V_{OH}$	I <sub>OUT</sub> =-1mA; Note 2	0.8 V <sub>IOVCC</sub>	-	$V_{IOVCC}$	V
Logic Low level output voltage	$V_{OL}$	I <sub>OUT</sub> =-1mA ; Note 2	0.0	-	0.2V <sub>IOVCC</sub>	V
Logic High level input voltage	V <sub>IHLPCD</sub>	LP-CD; Note 3	450	-	1350	mV
Logic Low level input voltage	V <sub>ILLPCD</sub>	LP-CD; Note 3	0.0	-	200	mV
Logic High level input voltage	$V_{IHLPRX}$	LP-RX (CLOCK, DATA); Note 3	880	-	1350	mV
Logic Low level input voltage	V <sub>ILLPRX</sub>	LP-RX (CLOCK, DATA); Note 3	0.0	-	550	mV
Logic Low level input voltage	V <sub>ILLPRXULP</sub>	LP-RX (CLOCK ULP mode), Note 3	0.0	-	300	mV
Logic high level output voltage	V <sub>OHLPTX</sub>	LP-TX (DATA), Note 3	1.1	-	1.3	V
Logic Low level output voltage	V <sub>OLLPTX</sub>	LP-TX (DATA), Note 3	-50	-	50	mV
Logic High level input current	I <sub>IH</sub>	LP-CD, LP-RX, Note 3	-	-	10	uA
Logic Low level input current	I <sub>IL</sub>	LP-CD, LP-RX, Note 3	-10	-	-	uA

Note: (1) Ta=-30  $\mathcal{C}$  to 70  $\mathcal{C}$  (to +85  $\mathcal{C}$  no damage)

- (2) PWM\_OUT, TE
- (3) DSI High Speed mode is off

#### 17.2.3. Spike / Glitch Rejection

Spike / Glitch Rejection - DSI										
Signal	Symbol	Parameter	Min	Max	Unit					
Input (DSI-CLOCK_P/N, DSI-CLOCK_P/N)	SGD	Input pulse rejection for DSI		300	Vps					



Page 208 of 219 Version: 0.06





#### 17.2.4. DC Characteristics for DSI HS mode


DC levels of the HS-0 and HS-0 are defined on table below: DC Characteristics for DSI HS mode.

Parameter	Symbol	Condition	5	Specification	n	Unit
Input Common Mode Voltage for Clock	$V_{CMCLK}$	DSI-CLOCK_P/N; Note 2,3	70	-	330	mV
Input Common Mode Voltage for Data	$V_{CMDATA}$	DSI-DATA_P/N ; Note 2,3	70	-	330	mV
Common Mode Ripple for Clock Equal or Less than 450MHz	V <sub>CMRCLKL450</sub>	DSI-CLOCK_P/N ; Note 4	-50	-	50	mV
Common Mode Ripple for Data Equal or Less than 450MHz	V <sub>CMRDATAL450</sub>	DSI-DATA_P/N ; Note 4	-50	-	50	mV
Common Mode Ripple for Clock More than 450MHz (peak sine wave)	V <sub>CMRCLKM450</sub>	DSI-CLOCK_P/N	-	-	100	mV
Common Mode Ripple for Data More than 450MHz (peak sine wave)	V <sub>CMRDATAM450</sub>	DSI-DATA_P/N	-	-	100	mV
Differential Input Low Level Threshold Voltage for Clock	V <sub>THLCLK</sub>	DSI-CLOCK_P/N	-70	-	-	mV
Differential Input Low Level Threshold Voltage for Data	$V_{THLDATA}$	DSI-DATA_P/N	-70	-	-	mV
Differential Input High Level Threshold Voltage for Clock	$V_{THHCLK_{+}}$	DSI-CLOCK_P/N	-	-	70	mV
Differential Input High Level Threshold Voltage for Data	$V_{THHDATA+}$	DSI-DATA_P/N	-	-	70	mV
Single-ended Input Low Voltage	$V_{ILHS}$	DSI-CLOCK_P/N, DSI-DATA_P/N; Note 3	-40	-	-	mV
Single-ended Input High Voltage	V <sub>IHHS</sub>	DSI-CLOCK_P/N, DSI-DATA_P/N; Note 3	-	-	460	mV
Differential Termination Resistor	R <sub>TERM</sub>	DSI-CLOCK_P/N, DSI-DATA_P/N	80	100	125	Ω
Single-ended Threshold Voltage for Termination Enable	V <sub>TERM-EN</sub>	DSI-CLOCK_P/N, DSI-DATA_P/N	-	-	450	mV
Termination Capacitor	C <sub>TERM</sub>	DSI-CLOCK_P/N, DSI-DATA_P/N	-	_	14	pF

Note: (1) Ta = -30 to 70  $^{\circ}$ C (to +85  $^{\circ}$ C no damage), IOVCC = 1.65 to 1.95V, GND = 0V

- (2) Includes 50mV (-50mV to 50mV) ground difference
- (3) Without VCMRCLKM450/VCMRDATAM450
- (4) Without 50mV (-50mV to 50mV) ground difference


The DSI receiver (HS mode) is understanding that there is logical '1' (HS-1) when a differential voltage is more than VTHH (CLK+/DATA+) and the DSI receiver (HS mode) is understanding that there is logical '0' (HS-0) when a differential voltage is more than VTHL (CLK-/DATA-). There is undefined state if the differential voltage is less than VTHH (CLK+/DATA+) and less than VTHL (CLK-/DATA-). A reference figure is below.



The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

Page 209 of 219 Version: 0.06






The termination resistor (RTERM) of the differential DSI receiver can be driven two different states by the receiver:

- Low Power (LP) mode when the termination resistor is not connected between differential inputs
   DSI-CLK+ <=> DSI-CLK- or DSI-D0+ <=> DSI-D0-)
- High Speed (HS) mode when the termination resistor is connected between differential inputs (DSI-CLK+ <=> DSI-CLK- or DSI-D0+ <=> DSI-D0-)

The termination switch (HS/LP), when the termination resistor is not connected, is illustrated below.



Page 210 of 219 Version: 0.06





#### 17.2.5. DC Characteristics for Panel Driving

Item	Symbol	Condition	Min.	Тур.	Max.	Unit	Note
Power & Operation Voltage							
Analog operating voltage	VCI	-	2.5	2.8	3.6	V	
Logic operating voltage	IOVCC	-	1.65	2.8	3.6	V	
Digital operating voltage	VCORE	Digital block power supply	-	1.5	-	V	Note2
Gate Driver High Voltage	VGH	-	10.0	-	16.0	V	Note3
Gate Driver Low Voltage	VGL	-	-16.0	-	-9.0	V	Note3
Driver Supply Voltage	-	VGH-VGL	19	-	32	٧	Note3
VCOM Operation							
VCOM Amplitude Voltage	VCOM	-	0	-	-2.0	V	Note3
Source Driver							
Source Output Range	Vsout	-	0.1	-	VREG1OUT-0.1	V	Note4
Positive Gamma Reference Voltage	VREG10UT	-	3.6	-	5.5	V	Note3
Negative Gamma Reference Voltage	VREG2OUT		-5.5		-3.6	V	Note3
Source Output Setting Time	Tr	Below with 99% precision	-	15	20	uS	Note4,5
Output Deviation Voltage (Source Output	Vdev	Sout>=4.2V Sout<=0.8V	-	-	20	mV	Note4
channel)		4.2V>Sout>0.8V	-	-	15	mV	-
Output Offset Voltage	VOFSET	-	-	-	35	mV	Note6
Booster Operation							
1 <sup>st</sup> Booster (VCI1x2) Voltage	DDVDH	-	4.5	-	6.0	٧	Note3
1 <sup>st</sup> Booster (VCI1x2) Voltage	DDVDL	-	-6.0	-	-4.5	V	Note3
1 <sup>st</sup> Booster (VCI1x2 Drop Voltage	VCI1x2 drop	loading=1mA	-	-	5	%	Note3
Liner Range	Vliner	-	0.2	-	DDVDH-0.2	V	

Note 1: IOVCC=1.65 to 3.6V, VCI=2.5 to 3.6V, AGND=DGND=0V, Ta=-30 to 70 (to +85 no damage) °C.

Note2: Please supply digital IOVCC voltage equal or less than analog VCI voltage.

Note2, 3, 4: When the measurements are performed with LCD module. Measurement Points are like below.

Note3: CSX, RDX, WRX, DB[17:0], D/CX, RESX, TE, SDA, SCL, IM2, IM1, IM0, and Test pins.

Note5: Source channel loading = 10pF/channel, Gate channel loading = 50pF/channel

Note6: The Max. Value is between with Note 4 measure point and Gamma setting value


Page 211 of 219 Version: 0.06






### 17.3. AC Characteristics

### 17.3.1. Display Parallel 18/16/9/8-bit Interface Timing Characteristics (8080-series)



Signal	Symbol	Parameter	min	max	Unit	Description
DCV	tast	Address setup time	0	-	ns	-
DCX	taht	Address hold time (Write/Read)	0	-	ns	-
	tchw	CSX "H" pulse width	0	-	ns	-
	tcs	Chip Select setup time (Write)	15	-	ns	-
CSX	trcs	Chip Select setup time (Read ID)	45	-	ns	-
	trcsfm	Chip Select setup time (Read FM)	355	-	ns	-
	tcsf	Chip Select Wait time (Write/Read)	0	-	ns	-
	twc	Write cycle	50	-	ns	-
WRX	twrh	Write Control pulse H duration	15	-	ns	-
	twrl	Write Control pulse L duration	15	-	ns	-
	trcfm	Read Cycle (FM)	450	-	ns	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\
RDX (FM)	trdhfm	Read Control H duration (FM)	90	-	ns	When read from Frame Memory
	trdlfm	Read Control L duration (FM)	355	-	ns	Wemory
	trc	Read cycle (ID)	160	-	ns	
RDX (ID)	trdh	Read Control pulse H duration	90	-	ns	When read ID data
	trdl	Read Control pulse L duration	45	-	ns	
DD147.01	tdst	Write data setup time	10	-	ns	
DB[17:0],	tdht	Write data hold time	10	_	ns	For me evidence CL 20: F
DB[15:0],	trat	Read access time	-	40	ns	For maximum CL 90F
DB[8:0] DB[7:0]	tratfm	Read access time	ı	340	ns	For minimum CL=8pF
נט. זומט	trod	Read output disable time	20	80	ns	


Note: (1) Ta = -30 to 70  $\,^{\circ}$ C, IOVCC=1.65V to 3.6V, VCI=2.5V to 3.6V, AGND=DGND=0V




Page 212 of 219 Version: 0.06



(2) Logic high and low levels are specified as 30% and 70% of IOVCC for input signals.



(3) Logic high and low levels are specified as 30% and 70% of IOVCC for input signals.




Page 213 of 219 Version: 0.06






### 17.3.2. Display Serial Interface Timing Characteristics (3-line SPI system)



Signal	Symbol	Parameter	min	max	Unit	Description
	tscycw	Serial Clock Cycle (Write)	66	-	ns	
	tshw	SCL "H" Pulse Width (Write)	15	-	ns	
001	tslw	SCL "L" Pulse Width (Write)	15	-	ns	
SCL	tscycr	Serial Clock Cycle (Read)	150	-	ns	
	tshr	SCL "H" Pulse Width (Read)	60	-	ns	
	tslr	SCL "L" Pulse Width (Read)	60	-	ns	
SDA / SDI	tsds	Data setup time (Write)	10	-	ns	
(Input)	tsdh	Data hold time (Write)	10	-	ns	
SDA / SDO	tacc	Access time (Read)	10	50	ns	
(Output)	toh	Output disable time (Read)	15	50	ns	
	tscc	SCL-CSX	15	-	ns	
CCV	tchw	CSX "H" Pulse Width	40	-	ns	
CSX	tcss	CCV CCI Time	60	-	ns	
	tcsh	CSX-SCL Time	65	-	ns	

Note: Ta = -30 to 70 °C, IOVCC = 1.65V to 3.6V, VCI = 2.5V to 3.6V, AGND = DGND = 0V, T = 10 + /-0.5ns




Page 214 of 219 Version: 0.06





## 17.3.3. Display Serial Interface Timing Characteristics (4-line SPI system)



Signal	Symbol	Parameter	min	max	Unit	Description
CSX	tcss	Chip select time (Write)	15	-	ns	
CSA	tcsh	Chip select hold time (Read)	60	-	ns	
	twc	Serial clock cycle (Write)	66	-	ns	
	twrh	SCL "H" pulse width (Write)	15	-	ns	
001	twrl	SCL "L" pulse width (Write)	15	-	ns	
SCL	trc	Serial clock cycle (Read)	150	-	ns	
	trdh	SCL "H" pulse width (Read)	60	-	ns	
	trdl	SCL "L" pulse width (Read)	60	-	ns	
D/OV	tas	D/CX setup time	10	-	ns	
D/CX	tah	D/CX hold time (Write / Read)	10	-	ns	
SDA / SDI	tds	Data setup time (Write)	10	-	ns	
(Input)	tdh	Data hold time (Write)	10	-	ns	
SDA / SDO	tacc	Access time (Read)	10	50	ns	For maximum CL=30pF
(Output)	tod	Output disable time (Read)	15	50	ns	For minimum CL=8pF

Note: (1) Ta = -30 to 70 ℃, IOVCC=1.65V to 3.6V, VCI=2.5V to 3.6V, AGND=DGND=0V, T=10+/-0.5ns.


(2) Does not include signal rise and fall times.

Page 215 of 219 Version: 0.06






#### 17.3.4. Parallel 18/16-bit RGB Interface Timing Characteristics



Signal	Symbol	Parameter min max Unit				Description	
VSYNC /	tsyncs	VSYNC/HSYNC setup time 15 -		ns			
HSYNC t <sub>SYNCH</sub>		VSYNC/HSYNC hold time	15	-	ns		
ENABLE	t <sub>ENS</sub>	ENABLE setup time	15	-	ns		
	t <sub>ENH</sub>	ENABLE hold time	15	-	ns		
DB[17:0]	t <sub>POS</sub>	Data setup time	15	-	ns	18/16-bit bus RGB	
	t <sub>PDH</sub>	Data hold time	15	-	ns	interface mode	
DOTCLK	PWDH	DOTCLK high-level period	15	-	ns		
	PWDL	DOTCLK low-level period	15	-	ns		
	t <sub>CYCD</sub>	DOTCLK cycle time	66	-	ns		
	$t_{rgbr}$ , $t_{rgbf}$	DOTCLK,HSYNC,VSYNC rise/fall time	-	15	ns		

Note: Ta = -30 to 70 °C, IOVCC=1.65V to 3.6V, VCI=2.5V to 3.3V, AGND=DGND=0V




Page 216 of 219 Version: 0.06





## 18. Application Circuit



Page 217 of 219 Version: 0.06





The following table shows specifications of external elements connected to ILI9486L's power supply circuit.

Items	Recommended Specification	Pin connection			
	6.3V	C11A/B, C13A/B, C15A/B, VCL, VDD, N_VCORE(back up)			
Capacity	10V	DDVDH, DDVDL			
1 μF (B characteristics)	16V	C21 A/B, C22A/B(for +6,-3 backup)			
	25V	VGH, VGL			

Page 218 of 219 Version: 0.06





## 19. Revision History

Version No.	Date	Page	Description		
V.001	2010/09/02	All	New created		
V.001	2010/11/04	147	Modify command list		
		286	Add LCM voltage generation		
		310	Application circuit		
V.001	2010/11/23	230	Modify command		
	2011/01/03	10	Modify VCOM and VGH-VGL voltage		
		25	Modify pad size		
V.001		239	Modify command RC1 ( Remove SAP )		
		257	Modify command RD0		
		297	Modify write cycle (66ns -> 50ns)		
V.001	2011/02/25	290	Modify Commo Correction		
V.001		291	Modify Gamma Correction		
V.001	2011/03/01	16	Modify pad size		
		18-24	Modify source and gate pad locations		
	2011/03/25	12-13	Modify pin description		
		240-242	Modify command RC2 RC3 RC4		
V.001		235	Modify command RB7		
V.001		259	Modify command RD2 ( Remove OTP_DATA )		
		289	Modify NV Memory programming flow		
		311	Modify capacity		
V.002	2011/04/01	239	Modify command RC1		
V.UU2		289	Modify NV Memory programming flow		
V.003	2011/04/08	16	Modify the chip thickness		
V.004	2011/04/22	227	Modify the inversion mode (DINV[1:0])		
V.004	2011/04/22	239	Modify the VCI1 output voltage selection (VC[2:0])		
V.005	2011/05/04	227	Modify the inversion mode (DINV[1:0])		
V.006	2011/05/11	18	Modify the C22B (No.296) pad location typo		

Page 219 of 219 Version: 0.06