

# README

FOR

## “BUILDING BRAINS WITH ARM PROCESSORS AND FPGAs” PROJECT

BY

FELIPE GALINDO SANCHEZ

September 2016

## ENVIRONMENTS

---

The source code included is able to implement the spiking neural network using Izhikevich's model in four different environments:

Environment	Description	IDE
<b>Software</b>	Traditional implementation in C	Any software IDE (e.g Eclipse, Visual Studio, Code Blocks)
<b>HLS</b>	High-level-synthesis implementation to be executed in Xilinx FPGA devices	Vivado HLS
<b>Zynq</b>	Implementation containing the drivers required to execute the synthetized version in a Zynq 7000 device	Xlinix SDK
<b>OpenCL</b>	Version using OpenCL in order to be executed with e.g. GPU and GFX card	Visual Studio or Eclipse

## THE PACKAGE

File structure	Software	Vivado HLS	Xilinx SDK (Zynq)	OpenCL/GPU
<b>src:</b> Main source code repository for SNN implementation including for SW, HLS and ZYNQ env				
– <b>main_sw.cpp:</b> Entry point for a software-only simulation (e.g. Eclipse)				
– <b>main_hls.cpp:</b> Entry point for Vivado HLS project				
– <b>main_zynq.cpp:</b> Entry point for Xilinx SDK project (using Zynq board)				
– <b>common/</b>				
– <b>snn_defs.h:</b> Common definitions				
– <b>snn_env.h:</b> Definitions for different environments				
– <b>snn_network.h:</b> Network/Neuron model specific definitions				
– <b>snn_results.h:</b> Methods for saving results into csv				
– <b>snn_start.h:</b> Generic entry point “main” for all environments				
– <b>snn_types.h:</b> Type definitions				
– <b>sw/</b>				
– <b>snn_izikevich_sw.h:</b> SNN implementation (software only)				
– <b>hw/</b>				
– <b>snn_izikevich_top.cpp:</b> SNN top module to be synthesized				
– <b>snn_izikevich.h:</b> Processing blocks/methods of SNN				
– <b>snn_izikevich_axi.h:</b> Helper methods for AXI protocol				
– <b>snn_izikevich_hw_sim.h:</b> Wrapper for simulating HW algorithm				
– <b>snn_izikevich_hw_zynq.h:</b> Wrapper for executing HW algorithm				
– <b>networks/</b>				
– <b>snn_network_defs.h:</b>				
– <b>snn_network_random.h:</b> Random network implementation				
– <b>snn_network_single.h:</b> Network following a specific frequency				
– <b>snn_network_xor.h:</b> Network learning a XOR gate				
<b>FeedForwardSpikingneuralNet:</b> Source code for OpenCL version				
– <b>main.cpp:</b> Entry point for OpenCL version				
– <b>CL.cpp:</b> Drivers for using OpenCL and device required				
– <b>CL.h:</b> Header file of CL.cpp				
– <b>Settings.h:</b> Network/Neuron model specific definitions				
– <b>kernels.cl:</b> Definition of the two processing blocks as kernels				
<b>vivado_hls:</b> Vivado HLS Project files				
<b>vivado_ip:</b> Vivado 2015 (IP Integrator) project files (including Xilinx SDK files)				
<b>docs:</b> Documents supporting the project				
– <b>README.pdf:</b> The current document with BKM and How-To				
– <b>Poster.pdf:</b> Poster version in PDF				
– <b>Thesis.pdf:</b> Thesis version in PDF				
– <b>source/</b>				
– <b>README.pdf:</b> The current Word document with BKM and How-To				
– <b>Poster.pptx:</b> Poster version for Power Point				
– <b>Thesis.docx:</b> Poster version for Microsoft Word				
– <b>Figures.xlsx:</b> Tables and charts created for the thesis and poster documents				

# FPGA IMPLEMENTATION IN A ZYNQ DEVICE


The full workflow for implementing the SNN in a Zynq device involves three tools:

- **Vivado HLS**
- **Vivado IP Integrator**
- **Xilinx SDK**

The general steps are the following:

1. Open **Vivado HLS project** from **vivado\_hls**.
2. HLS need to be synthetized using **Vivado HLS** and the **main\_hls.cpp** entry point
3. Hardware version can be simulated in the same Vivado HLS tool
4. Synthetized version need to be exported to RTL
5. Open **Vivado IP project** from **vivado\_ip**
6. Interconnections between the Zynq device and the exported RTL can be modified in **Vivado (IP Integrator) tool**
7. Synthesis, Implementation and generation of **bit stream** need to be executed in **Vivado tool**
8. Export **bit stream** by going to **File > Export Hardware**
9. Open **Xilinx SDK** project by selecting **File > Launch SDK** in Vivado IP
10. Implementation can be executed in **Xilinx SDK** with the **exported bit stream** and using the **main\_zynq.cpp** entry point

An overall diagram can be expressed in the following figure:



The precision type can be defined in **src/snn\_config.h** with the **PRECISION\_TYPE** definition as **FLOATING\_POINT** or **FIXED\_POINT**.

The network size to be synthetized can be defined in **src/snn\_config.h** with the **NETWORK\_SIZE** definition.

## APPLICATIONS

---

The application to be executed can be defined in `src/snn_config.h` with the `APP_TYPE` definition.

### Creating a new application:

1. A new file needs to be generated under `src/networks`
2. The **definition for that app** need to be defined in `src/common/snn_env.h`
3. The created file need to be included along with the other applications in `src/common/snn_start.h`
4. The created file needs to implement the common application methods:
  - a. `uint1_sw_t get_neuron_type(int32_t l, int32_t xl)`: Specify if a neuron is exhibitory or inhibitory, with the parameters being the **layer (l)** and the neuron index **(xl)** in the layer
  - b. `uint1_sw_t get_spike(int32_t t, int32_t x)`: Specify if the synaptic input with **index (x)** at a **time (t)** has a spike or not.
  - c. `float32_t get_weight(int32_t l, int32_t xl, int32_t x, int32_t y, uint1_sw_t feedback)`: Specify the **synapses weight** with **index (y)** in the **neuron** in **layer (l)** and the neuron index **(xl)** in the layer. (x) is the index of the neuron along all the layers and feedback indicates if it is after a training iteration or not (initial weight).
  - d. `void generate_inputs()`: Offline generation of all inputs over all training iterations
  - e. `void persist_app_results()`: Custom generation of results after the training is completed.
5. **Definitions** of a specific app are encapsulated inside the `src/networks/snn_network_defs.h` with its corresponding "if `APP_TYPE == NEW_APP`"

### Random network application:

Configuration of the random network can be made in the file `src/networks/snn_network_defs.h`

- The size of the network can be modified with **NETWORK\_SIZE**
- The percentage of neurons interconnected can be configured from 0.0 to 1.0 with **INTER\_CONNECTION\_PROBABILITY**
- The probability percentage of synaptic inputs can be configured from 0.0 to 1.0 with **INPUT\_SYNAPSE\_PROBABILITY**
- The initial weights for synaptic inputs can be configured with **INPUT\_SYNAPSE\_WEIGHT**
- The random weight for interconnection weights can be configured with **SYNAPSE\_WEIGHT**

The **number of synapses** per neuron is **proportionally** to the **network size**, consequently, the input synaptic for each neuron.

- For **small network sizes** (e.g. < 70), the synaptic input may not be enough to produce action potentials, thus **INTER\_CONNECTION\_PROBABILITY** and **SNAPSE\_WEIGHT** may need to be increased.
- For **large network sizes** (e.g. >150), the synaptic input may be high and it may produce high spiking neurons. Thus **INTER\_CONNECTION\_PROBABILITY** and **SNAPSE\_WEIGHT** may be decreased for achieving a regular spiking behavior.

Single application (Firing rate follower):

Configuration of the random network can be made in the file **src/networks/snn\_network\_defs.h**

- The number of trials or training iterations can be configured with **NUM\_TRAINING\_TRIALS**
- Learning rate and STD parameters can be configured with **ALPHA\_PLUS, ALPHA\_MINUS, TAU\_PLUS, TAU\_MINUS, LEARNING\_RATE**
- The number of neurons in the hidden layer can be configured with **SIZE\_NEURONS\_PER\_LAYER**
- The percentage of inhibitory neurons can be configured from 0.0 to 1.0 with **INHIBITORY\_NEURON\_PERC**
- The duration of a trial/iteration is defined by **TRIAL\_TIME\_MS**
- The input and output target frequency to be followed can be defined with **INPUT\_SPIKES, OUTPUT\_SPIKES, INPUT\_FREQ** and **OUTPUT\_FREQ** where **INPUT\_SPIKES/OUTPUT\_SPIKES** is the number of spikes in a trial/iteration time frame.

Further analysis of results/trainings can be done for each iteration inside **void feedback\_error(int32\_t t)** in **src/networks/snn\_network\_single.h**

XOR application:

Configuration of the random network can be made in the file **src/networks/snn\_network\_defs.h**

- The number of trials or training iterations can be configured with **NUM\_TRAINING\_TRIALS**
- Learning rate and STD parameters can be configured with **ALPHA\_PLUS, ALPHA\_MINUS, TAU\_PLUS, TAU\_MINUS, LEARNING\_RATE(progress)**
- The number of neurons in the hidden layer can be configured with **SIZE\_NEURONS\_PER\_LAYER**
- The percentage of inhibitory neurons can be configured from 0.0 to 1.0 with **INHIBITORY\_NEURON\_PERC**

- The duration of a trial/iteration is defined by **TRIAL\_TIME\_MS**
- The encoded delays for each input and output is defined with **DELAY\_INPUT\_LOW\_MS, DELAY\_INPUT\_HIGH\_MS, DELAY\_OUTPUT\_LOW\_MS, DELAY\_OUTPUT\_HIGH\_MS**

Further analysis of results/trainings can be done for each iteration inside **void feedback\_error(int32\_t t)** in **src/networks/snn\_network\_xor.h**