# Lecture 12

## $<\!2016\text{-}05\text{-}23~Mon\!>$

## Contents

1	MIPS		
	1.1	MIPS: example of RISC	
	1.2	Main Types of Instructions	
		1.2.1 Arithmetic	
		1.2.2 Load and Store (Data Transfer): I-Type Instructions .	
		1.2.3 Control	
	1.3	MIPS Examples	
		1.3.1 Example	
		1.3.2 Summary	
1	M	IIPS	
	• IS	A: instruction set architecture	
		- REG	
		— MEM	
		- Instructions	
	• C	ISC: complex instruction set computer	
		- variable length instructions	
	• R	ISC: reduced instruction set computer	

	RISC	CISC
registers	32	6, 8, 16
register class	1	some
arithmetic operands	registers	${\it memory} + {\it registers}$
instructions	3-addr	2-addr
addressing modes	r; M[r+c]	several
instruction length	32 bits	variable
side effect	none	some
instruction cost	uniform	varied


## 1.1 MIPS: example of RISC

- $\bullet$  all instructions are 32-bit
- $\bullet\,$  following an opcode

## 1.2 Main Types of Instructions

- $\bullet$  arithmetic
  - integer
  - floating point
- memory access instructions
  - load & store
- control flow
  - jump
  - conditional jump
  - call & return

#### I-Type:



```
example:
add $rt, $rs, immed
```

#### R-Type

#### example:

#### J-Type

#### example:

- j Label
  - I-Type instructions
    - load word, store word
    - arithmetic with immediate
  - R-Type instructions
    - arithmetic: add, and, or, etc.
  - control type instructions
    - I-Type control: op(6) + RS(5) + RT(5) + IMM(5)
    - J-Type control: op(6) + immediate(26)

#### 1.2.1 Arithmetic

- most instructions have 3 operand
- arithmetic operands are registers, not memory
- operand order is fixed (destination first)
- e.g. add \$s0,\$s1,\$s2

```
A = B + C + D;

E = F - A;

add $t0, $s1, $s2

add $s0, $t0, $s3

sub $s4, $s5, $s0
```

#### 1.2.2 Load and Store (Data Transfer): I-Type Instructions

```
A[8] = h + A[8];

lw $t0, 32($s3)

add $t0, $s2, $t0

sw $t0, 32($s3)
```

• store word operation has no destination (register) operand

instructions	explanation
li \$v0, 4	\$v0 <- 4
la \$a0, msg	a0 < - address of msg
lw \$t0, x	\$t0 <- x
sw \$t0, y	y <- \$t0

- la, li
  - since a label represents a fixed memory address after assembly, la is actually a special case of li (load immediate)
- lw, la
  - e.g. x at address 10, contains 2

• lw \$t0 8(\$sp)

#### 1.2.3 Control

Label:

- decision making instructions
  - alter control flow
  - change the "next" instruction to be executed

```
if (i == j)
   h = i + j;

bne   $t0, $t1, Label
   add   $s3, $s0, $s1
```

- conditional branch: I-Type Instructions
- unconditional branch: J-Type Instructions

#### instructions explanation

```
jal proc jump and link, start procedure proc, $ra holds address of instruction following jal jump register, return from procedure call puts $ra value back into PC
```

- address in branches
  - I-Type:
    - \* specify a register and add it to address
      - $\cdot$  use instruction address register
      - $\cdot$  most branches are local

#### 1.3 MIPS Examples

```
;; R-Type
add
        $s1, $s2, $s3
sub
        $s1, $s2, $s3
;; I-Type
        $s1, 100($s2)
lw
        $s1, 100($s2)
SW
        $s4, $s5, Label
bne
        $s4, $s5, Label
beq
;; J-Type
        Label
j
```

Table 1: MIPS compiler conventions

		<u>.</u>
name	register number	usage
\$zero	0	the constant value 0
\$v0-\$v1	2-3	values for results and expression evaluation
\$a0-\$a3	4-7	arguments
\$t0-\$t7	8-15	temporaries
\$s0-\$s7	16-23	saved (by callee)
\$t8-\$t9	24-25	more temporaries
\$gp	28	global pointer
\$sp	29	stack pointer
\$fp	30	frame pointer
\$ra	31	return address

Table 2: System Calls

service	code	arguments	result
print integer	1	a0 = integer	console print
print string	4	a0 = string addr	console print
read integer	5		a0 = result
read string	8	a0 = string addr, a1 = length limit	console read
exit	10		end of program

## 1.3.1 Example

```
void swap(int v[], int k) {
    int temp;
    temp = v[k];
    v[k] = v[k+1];
    v[k+1] = temp;
}
swap:
                $2, $5, 4
        multi
                $2, $4, $2
        add
                $15, 0($2)
        lw
        lw
                $16, 4($2)
                $16, 0($2)
        sw
                $16, 4($2)
        SW
                $31
        jr
```

variable	register
k	\$5
v	\$4
&v[k]	\$2

## 1.3.2 Summary

MIPS assembly language

Category	Instruction	Example	Meaning	Comments
Category	add		\$s1 = \$s2 + \$s3	Three operands; data in registers
Arithmetic	subtract	sub \$s1, \$s2, \$s3	\$s1 = \$s2 - \$s3	Three operands; data in registers
	add immediate	addi \$s1, \$s2, 100	\$s1 = \$s2 + 100	Used to add constants
	load word	lw \$s1, 100(\$s2)	\$s1 = Memory[\$s2 + 100]	Word from memory to register
	store word	sw \$s1, 100(\$s2)	Memory[\$s2 + 100] = \$s1	Word from register to memory
Data transfer	load byte	lb \$s1, 100(\$s2)	\$s1 = Memory[\$s2 + 100]	Byte from memory to register
	store byte	sb \$s1, 100(\$s2)	Memory[\$s2 + 100] = \$s1	Byte from register to memory
	load upper immediate	lui \$s1, 100	\$s1 = 100 * 2 <sup>16</sup>	Loads constant in upper 16 bits
	branch on equal	beq \$s1, \$s2, 25	if (\$s1 == \$s2) go to PC + 4 + 100	Equal test; PC-relative branch
Conditional	branch on not equal	bne \$s1, \$s2, 25	if (\$s1 != \$s2) go to PC + 4 + 100	Not equal test; PC-relative
branch	set on less than	slt \$s1, \$s2, \$s3	if (\$s2 < \$s3) \$s1 = 1; else \$s1 = 0	Compare less than; for beq, bne
	set less than immediate	slti \$s1, \$s2, 100	if (\$s2 < 100) \$s1 = 1; else \$s1 = 0	Compare less than constant
	jump	j 2500	go to 10000	Jump to target address
Uncondi-	jump register	jr \$ra	go to \$ra	For switch, procedure return
tional jump	jump and link	jal 2500	\$ra = PC + 4; go to 10000	For procedure call