

## Homework #2 (v20180422)

(Deadline: 11:59PM PDT, May 4, 2018)

Name (Last, First): Oliveira, Christina

Student Id #: 204-803-448

### INSTRUCTIONS

This homework is to be done individually. You may use any tools or refer to published papers or books, but may not seek help from any other person or consult solutions to prior exams or homeworks from this or other courses (including those outside UCLA). You're allowed to make use of tools such as Logisim, WolframAlpha (which has terrific support for boolean logic) etc.

You must submit all sheets in this file based on the procedure below. Because of the grading methodology, it is much easier if you print the document and answer your questions in the space provided in this problem set. It can be even easier if you answer in electronic form and then download the PDF. Answers written on sheets other than the provided space will not be looked at or graded. Please write clearly and neatly - if we cannot easily decipher what you have written, you will get zero credit

**SUBMISSION PROCEDURE:** You need to submit your solution online at Gradescope (<https://gradescope.com/>). Please see the following guide from Gradescope for submitting homework. You'd need to upload a PDF and mark where each question is answered.


[http://gradescope-static-assets.s3-us-west-2.amazonaws.com/help/submitting\\_hw\\_guide.pdf](http://gradescope-static-assets.s3-us-west-2.amazonaws.com/help/submitting_hw_guide.pdf)

**Problem #1**



Consider the following logic block. Four input bits,  $A[3:0]$ , are summed together. The logic produces a one whenever the sum is either 2 or 4.

- Use a 16-input multiplexer to produce the output with  $A[3:0]$  as the select inputs.
- Now assuming that  $A[3]$  is allowed to be a data input to the multiplexer (as opposed to being one of the select signals). Implement the same logic using an 8-input multiplexer.
- Implement the same logic as (b) assuming that you can only use a tree of 2-input multiplexers. Similar to (b),  $A[2]$  are the select inputs of the 2-input multiplexers closest to the inputs,  $A[1]$  controls the next set of multiplexers, and  $A[0]$  controls the multiplexer closest to the output.

Answer the question for all parts in the space below.



(IMPORTANT: Keep this page in submission even if left unused)






**Problem #2**

The idea for this problem is to build building blocks that are then reused in bigger blocks.

- (a) Implement 2-bit Binary-to-Gray Encoder. There are several possible implementations. You should need only a single XOR gate.
- (b) Implement a 3-bit Binary-to-Gray Encoder using the 2-bit encoder of (a) as a building block.
- (c) Implement a 4 bit Binary-to-Gray using the 3-bit encoder of (b) as a building block.

Answer the question for all parts in the space below.



**(IMPORTANT: Keep this page in submission even if left unused)**

**Problem #3**

Universal Time Coordinated (UTC+ $nnn$ ) has replaced Greenwich Mean Time (GMT) as the means to determine time zones, where  $nnn$  specifies the time zone. In the first homework we determined the number of bits  $nnn$  must be (7 bits) to represent the time zone without being specific about the representation except that we set the binary number to count in intervals of 15 minutes.

- (a) If we represent  $nnn$  as sign magnitude, how would one represent French Polynesia at -9:30?
- (b) Repeat (a) if  $nnn$  is instead 2's complement.
- (c) What is the relative accuracy of this representation?

A wacky designer decided that to represent time of day, instead of representing the hours as 0 to 12, she learned about 2's complement and chose to use 24's complement for the hours with 0 corresponding to 12 noon. She simply uses one base-24 digit to represent the hour.

- (d) How would the clock dial look? Note that two numbers would map to each of the 12 positions.
- (e) Before noon, effectively a negative number, what would 10 AM appear in 24's complement. Note that 10 AM is effectively -2 in the counting.
- (f) What would be the time of day (in a normal clock) if 12 is the hour in 24's complement?
- (g) Adding time becomes quite easy. Suppose a rocket ship leaves at 10 AM (your answer in (e)) and takes 135 hours to get to its destination, Mars. Show the 24's complement arithmetic and the resulting hour in 24's complement.

The wacky designer gets to Mars and finds out that the Martian day is 25 hours long. So, she decides to use 5's complement to represent the hour in Mars. She needs 2 "quinits" (base-5 digits) to represent the hour

- (h) What does she write corresponding to the 12<sup>th</sup> hour?
- (i) What does she write corresponding to the 24<sup>th</sup> hour?


Answer the question for all parts in the space below.

a)  $-9:30 = -38$  in <sup>8 bit</sup> signed mag = 1100110

b)  $-38$  in 2's comp. = 1011010

c) absolute accuracy. =  $\frac{7.5}{-9,30}$  = 1  
76

(IMPORTANT: Keep this page in submission even if left unused)



e) 10 AM: 22

f) MIDNIGHT

g)

$$22 + 135 \text{ in } 24\text{s} = (22) + (5)(15) + 37 = 15 + 6(13) = 13 = 1 \text{ am}$$

$\swarrow \searrow$   
 $(5)(15)$  ← comp.

(IMPORTANT: Keep this page in submission even if left unused)

h)  $\boxed{44}$ 12<sup>th</sup> houri)  $\boxed{21}$ 24<sup>th</sup> hour

if clock from 15 hour DAY  
 $-12 \rightarrow 12$   
 0 is 13<sup>th</sup> hour

$$\begin{array}{r} 44 \\ -44 \\ \hline 00 \\ +01 \\ \hline 01 \end{array} = -1$$

$$\begin{array}{r} 44 \\ 24 \rightarrow 21 \end{array}$$



**Problem #4**

Signal processors use a number of common building blocks where one such block is a Subtract-Compare-Select (SCS). An SCS logic takes the difference between two input words,  $R_i$  and  $D$  and generates two outputs, a single bit  $Q_i$  and an output word  $R_{i+1}$ . If  $R_i - D < 0$ , the output word  $R_{i+1} = D$  else  $R_{i+1} = R_i - D$ . If  $R_i - D < 0$ ,  $Q_i = 0$  else  $Q_i = 1$ .


- The SCS can be built using building blocks such as a Single-Bit Subtractor (SBS) where each bit position takes two input bits,  $x_i$  and  $y_i$ , and a borrow input,  $b_{i-1}$ , from the lesser significant bit position. It outputs a difference,  $d_i$  and a borrow output,  $b_i$ . Show a truth table for this SBS logic and the Boolean functions for  $d_i$  and  $b_i$ .
- Implement the functions in (a) using INV, XOR, AND, OR, or 2:1 Multiplexers as available logic gates.
- Use the SBS of (a) as a building block to implement an 8-bit Subtractor. Inputs of  $x[7:0]$ ,  $y[7:0]$ , and outputs of  $b[7]$ , and  $d[7:0]$ . Assume that the borrow input for the LSB is 1'b0. You can use the block you designed in (b). Any additional logic gates you need, you may use the same logic gates as provided in (b).
- Build an 8-bit SCS block using the 8-bit Subtractor of part (c) and any additional logic gates as provided in (b).

Answer the question for all parts in the space below.

a) Truth Table



bin	X	Y	diff	bout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	1
0	1	1	0	0
1	0	0	1	1
1	0	1	0	0
1	1	0	0	1
1	1	1	1	1

$$\text{diff} = (\bar{X} \wedge \bar{Y} \wedge B_{in}) \vee (\bar{X} \wedge Y \wedge \bar{B}_{in}) \vee (X \wedge \bar{Y} \wedge \bar{B}_{in}) \vee (X \wedge Y \wedge B_{in})$$


$$\text{bout} = (\bar{X} \wedge \bar{Y} \wedge B_{in}) \vee (\bar{X} \wedge Y \wedge \bar{B}_{in}) \vee (X \wedge \bar{Y} \wedge B_{in}) \vee (X \wedge Y \wedge \bar{B}_{in})$$


(IMPORTANT: Keep this page in submission even if left unused)

8-bit sub.

where  $\boxed{\text{shs}} =$ 

d) subtract compare select?

where  $\boxed{\text{8bit}} =$ 

**Problem #5**

Let's take a 24-bit word,  $W[23:0]$ .

- If  $W$  is 2's complement, what's the most positive and most negative possible values in decimal?
- How do you represent 160160 and -51051 in 2's complement (binary)?
- If  $W$  is unsigned, what's the largest magnitude value in decimal?
- If  $W$  is hex, repeat (b).
- If  $W$  is 1's complement, repeat (b).
- If  $W$  is signed fixed point of 13.11 (2's complement), what is the largest and smallest magnitude negative number that is achievable (in decimal)? What is the fixed point binary number for these respectively.
- If  $W$  is an extension of the IEEE floating point format (incidentally, it doesn't actually exist for a 24-bit word) where mantissa (or fraction) is 15 bits and the exponent is 8 bits, what is the bias?
- Extending on (f), what is the largest and smallest magnitude (positive sign) achievable? Show both the integer value and the binary representation. Recall that the exponent cannot be 8'b0000\_0000 or 8'b1111\_1111.
- How do you represent the decimal, -495.0594, in binary (closest value) if it is fixed point (f)? What about floating (g)?
- What is 1011\_0110\_0101\_1100\_1100\_1011 (binary number) in decimal if the number is fixed point (f)? What about floating (g)?

Answer the question for all parts in the space below.

a)  $\boxed{-8,388,608}$  most negative  $2^{24}/2$   
 $\boxed{8,388,607}$  most positive

b) 160,160  $\rightarrow$   $\boxed{000000100111000110100000}$   
 -51,051  $\rightarrow$   $\boxed{11111110011100010010101}$

c)  $\boxed{16,777,215}$   $2^{24} - 1$

d) W is Hex: 160160  $\rightarrow$   $\boxed{0x0271A0}$   
 -51051  $\rightarrow$   $\boxed{0xFF3895}$

e) W is 1's complement  
 160160  $\rightarrow$   $\boxed{000000100111000110100000}$   
 -51051  $\rightarrow$   $\boxed{1111110011100010010100}$

