

### Overview - Julia Set

#### What is a Julia Set?

- Fractal
- Subset of Mandelbrot
- Chaotic

#### What are its functions?


- CGI
- Simulate biological processes, interaction
- Future image compression




Faster Calculations



## System Design






**Avalon Master** 

Fixed Criteria						
Test benches exist for all top level components and the entire design. The test benches for the entire design can be demonstrated or documented to cover all of the functional requirements given in the design specific success criteria.	Р					
Entire design synthesizes completely, without any inferred latches, timing arcs, and, sensitivity list warnings.	Р					
Source and mapped version of the complete design behave the same for all test cases. The mapped version simulates without timing errors except at time zero.	P&F					
A complete IC layout is produced that passes all geometry and connectivity checks.	Р					
The entire design complies with targets for area, pin count, throughput (if applicable), and clock rate.	Р					

DSSC	P/F
Calculate a working Julia set block with code that accurately calculates next values and address of memory location	Р
Dispatcher correctly assigns work to workers that are available	Р
Memory controller correctly assigns calculated values to memory	Р
Julia set updates the display with the new zoomed image manually	F
Successfully integrate FPGA and Avalon Bus Interface	P&F
Different patterns using coefficients	Р
Vga controller successfully read data from SDRAM and display data on screen	Р

# Results (julia worker) DSSC 1

Julia set algorithm:  $Z_{\text{new}} = (Z_{\text{old}})^2 + C$ 




Red line: The positive clock edge where valid color and address are passed to Memory Controller.

Blue circle: Number of iterations = 255, Color = 00000000 (black)

Address = 
$$0852d100 (x = 384, y = 264)$$

Results (julia worker)

Julia set algorithm:  $Z_{\text{new}} = (Z_{\text{old}})^2 + C$ 



Red line: The positive clock edge where valid color and address are passed to Memory Controller.


Blue circle: Number of iterations = 5, Color = 00FF0000 (red)

Address = 
$$081f5900 (x = 100, y = 100)$$

# Results (dispatcher) DSSC 2

Red line: Shows dispatcher assigning jobs to workers as they are available and de-asserting the "done flag"


Blue circle: Shows dispatcher logic taking effect as jobs become more complicated




# Results (memory ctrl.) DSSC 3

Red line: Next done Julia worker found!

Blue: Pixel and address data muxed from concatenated line.




## Results (custom\_master\_slave)



Blue circle: Custom logic reset followed by start signal Purple circle: Julia Workers asking for task/assigned with task Red circle: Output (Address = 08000000, Color = 00FFFFF)

## Results (custom\_master\_slave)




Purple circle: JW1 write to SDRAM after JW0 is done writing Red circle: Output (Address = **08000020**, Color = 00FFFFFF)

## Conclusions

- 1. The biggest challenges in doing this design:
  - a. FPGA integration
  - b. Understanding how the Avalon bus system works.
  - c. Writing data to SDRAM on the FPGA
- 2. How we would approach our design differently if we had to do it over again:
  - a. Use a more efficient round robin approach
  - b. More Julia Workers
- 3. What improvements we would make given more time:

# Questions?

# Results (julia worker) [BACKUP SLIDE] DSSC 1




Red line: The positive clock edge where valid color and address are passed to Memory Controller.

Blue circle: Number of iterations = 0, Color = 00FFFFFF (white)

Address = 
$$08000000 (x = 0, y = 0)$$

# Results (Julia Worker)[BACKUP SLIDE] DSSC 1




Fundamental block in each Julia Workers

Executes fixed point multiplication

Julia Set algorithm: Znew = Zold^2 + Constant


Metastable state will propagate to other part of the design

## Layout




Synthesis Critical Path Delay: 3.5ns (from Memory Controller state register to master address)

## Work Dispatcher - Architecture and Logic




#### Julia Worker - Architecture JW\_ready(to work done(to memory dispatcher) controller) JW\_start(from Work Dispatcher) Julia Worker Controller free(from Memory Controller) calc\_done calc\_start z\_im pixel(8 Julia equation z\_real bits) pixel loop\_flag done Loop Control Structure address(32 bits) Memory Address 18 Calculation Block


## Julia Worker - Logic




### Julia Worker - Julia Equation



## Julia Worker - Loop Control Structure




## Julia Worker - Memory Address Calculation Block




Equation: (sizeOfColorPixel \* ((x\_max + 1) \* y) + x) + offset = address of start of pixel

## Memory Controller - Flow




22

## Memory Controller - Architecture



## Memory Controller - Julia Search Controller Block



# Area Budget

	Core A	rea Calculations						
Name of Block	Category	Gate/FF Count	Area (um2)	Comments	Total:			
Input/Output	Reg. w/ Reset	3	7,200	State Machine	9x9 multipliers:	560	pixel add	dress calculato
Worker_num_logic	Combinational	54	40,500	Worker selecter block	18x18 multipliers	360	julia wor	ker
Flex_x	Combinational	57	42,750	X incrementer	embedded multir	360	Memory	Controller
Flex_y	Combinational	57	42,750	Y incrementer			Dispatch	ner
Worker_select_mux	Combinational	256	192,000	Outputs values to the worker				
z real , z im adder	Combinational	20	15,000	4 bits ripple carry adder				
a , b adder	Combinational	20	15,000	4 bits ripple carry adder				
(z real + z im), (a+b) adder	Combinational	40	30,000	8 bits ripple carry adder				
z real, z im square	Combinational	1	434,214					
normalize z	Combinational	4	22,248	2 multipliers, 1 adder, 1 sqrt				
bailout and z comparator	Combinational	11	8,250	8 bits comparator				
pixel incrementer	Combinational	20	15,000					
pixel val register	Reg. w/ Reset	4	9,600	4 flip-flops				
pixel val output logic	Combinational	5	3,750	4 bits comparator				
4:3 encoder	Combinational	7	5,250					
z flip_flop	Reg. w/ Reset	8	19,200	8 flip-flops				
2:1 multiplexer	Combinational	32	24,000	8 x 2:1 mux, each mux has 4 gates				
Adder	Combinational	3	102,816					
Multiplier	Combinational	2	868,428					
Memory Controller State Reg	Reg. w/ Reset	2	4,800	Assume 4 states				
Address data reg	Reg. w/ Reset	32	76,800	32 bit				
Pixel data reg	Reg. w/ reset	8	19,200	8 bit				
Shift register	Reg. w/ reset	4	9,600					
Pixel Data Mux (16 to 1)	Combinational	128	96,000	for n julia workers				
Free Demux (1 to 16)	Combinational	128	96,000	for n julia works				
Next State Logic	Combinational	4	3,000					
Search Logic	Combinational	4	3,000	"current state logic"				
Output logic	Combinational	4	3,000					
Total Core Area			2,209,356					

# **Timing Budget**

	Propagation		Propagation		Setup Time or Propagation	Total Path	Target Clock	
Starting Component	Delay (ns)	Combinational Logic	Delay (ns)	Ending Component	Delay (ns)	Delay (ns)	Period (ns)	
Julia Worker		Julia Worker Output logic, flex_counter_4, increment						
Register	0.1	logic	127.3	Counter Register	0.1	127.5	1000	
		Bailout Check, OR Gate, Julia Worker Next State						
Normalize Register	0.1	Logic	89.5	Julia Worker Register	0.1	89.7	1000	pixel address calculator
		Counter Comparator, OR Gate, Julia Worker Next						
Counter Register	0.1	State Logic	65.5	Julia Worker Register		65.6	1000	julia worker
Initial Register	0.1	(((x_max+1*y)+x)*sizeOfColor) + mem offset adder	81.27	Output Register	0.1	81.47	1000	Memory Controller
		memory controller output logic, demux, julia worker						
mem_state register	0.1	next state logic	74.5	Julia Worker Register	0.1	74.7	1000	Dispatcher
*J.W = Julia Worker								

### **Data Sheet and Documentation**

#### VGA chip data sheet

http://www.analog.com/media/en/technical-documentation/data-sheets/ADV7123.pdf

#### Avalon reference manual

https://www.altera.com/content/dam/alterawww/global/en\_US/pdfs/literature/manual/mnl\_avalon\_spec.pdf

#### **PCle**

https://sites.google.com/site/de2i150atpurdue/how-to-write-the-software-