1 Introduction

This is a specification of a simple scheduler and assembler. The system contains a set of registers and a block of memory. Processes can be created, with each containing a sequence on instructions that are executed on the system. The instruction format is a simplified format of the Intel x86 architecture. Processes are scheduled based on the credit system that is found in the Linux 2.0 kernel.

2 Stack

This specification was written as a test spec for the CZT project. As a result, there are parts that may appear to be specified in a strange way - this is to test out the tools on a large set of Z.

 $section Stack parents standard_toolkit$

A generic stack.

```
\begin{aligned} Stack[X] &== [stack : \operatorname{seq} X] \\ InitStack[X] &== [Stack[X] \mid stack = \varnothing] \end{aligned}
```

```
PushStack[X]
\Delta Stack[X]
x?: X
stack' = stack \land \langle x? \rangle
```

```
\begin{array}{c} PopStack[X] \\ \Delta Stack[X] \\ x!: X \\ \hline stack' \cap \langle x! \rangle = stack \end{array}
```

Ok, lets see the value of 3 unboxed items in Section 2!

3 Definitions

 ${\bf section}\ Definitions\ {\bf parents}\ standard_toolkit$

Declarations	This Section	Globally
Unboxed items	3	3
Axiomatic definitions	0	0
Generic axiomatic defs.	0	0
Schemas	0	0
Generic schemas	2	2
Total	5	5

Table 1: Summary of Z declarations for Section 2.

Firstly, we define some basic types and functions that are used throughout the specification.

singleton is the set of all sets whose size is less than or equal to 1. This is included only to have a generic axiom definition.

```
relation(singleton_{-})
```

The basic type of this system is a word, which specifically, is an unsigned octet. An unsigned word is used so references to memory etc a 1-relative.

```
WORD == 0..255
```

Then, we define the size of the memory block, and give it a value for animation purposes.

```
\frac{mem\_size}{mem\_size} : WORD
```

A LABEL is used to label instructions for jump instructions etc, although 'jump' hasn't been specified yet.

```
[LABEL]
```

Now we define the different instructions, as well as their operands. A CONSTANT is used both as a constant value, as well as a memory reference for load and store instructions.

```
\begin{split} INST\_NAME ::= \\ & add \mid sub \mid divide \mid mult \mid push \mid pop \mid load \mid store \mid loadConst \mid print \\ OPERAND ::= AX \mid BX \mid CX \mid DX \mid constant \langle\!\langle WORD \rangle\!\rangle \\ REGISTER &== \{AX, BX, CX, DX\} \\ CONSTANT &== OPERAND \setminus REGISTER \end{split}
```

An instruction is specified as a instruction name, a sequence of operands, and optionally, a label.

```
\_Instruction \_
label : \mathbb{P} LABEL
name : INST\_NAME
params : seq OPERAND
singleton label
```

Declarations	This Section	Globally
Unboxed items	9	12
Axiomatic definitions	1	1
Generic axiomatic defs.	1	1
Schemas	1	1
Generic schemas	0	2
Total	12	17

Table 2: Summary of Z declarations for Section 3.

4 System

```
{\bf section}\, System\, {\bf parents}\, Definitions, Stack
```

The system consists of a set of registers, and a block of memory. There is also a buffer for displaying output.

```
\begin{split} REGISTERS =&= REGISTER \rightarrow OPERAND \\ MEMORY =&= 1 \ldots mem\_size \rightarrow WORD \end{split}
```

```
\_System \_\_
registers: REGISTERS
memory: MEMORY
output: seq WORD
```

Initially, all registers and memory hold the minimum WORD value. The output buffer is empty.

```
System \\ Fegisters = \{r : REGISTER \bullet r \mapsto constant(min(WORD))\} \\ memory = \{m : 1 ... mem\_size \bullet m \mapsto min(WORD)\} \\ output = \langle \rangle
```

The system can have arithmetic and memory instructions.

```
 Arith\_Inst == [Instruction \mid \# params = 2 \land params(1) \in REGISTER]   Add\_Inst == [Arith\_Inst \mid name = add]   Sub\_Inst == [Arith\_Inst \mid name = sub]   Mult\_Inst == [Arith\_Inst \mid name = mult]   Div\_Inst == [Arith\_Inst \mid name = divide]   Memory\_Inst == [Instruction \mid \# params = 2 \land params(1) \in REGISTER   \land params(2) \in CONSTANT]   Load\_Inst == [Memory\_Inst \mid name = load]   LoadConst\_Inst == [Memory\_Inst \mid name = loadConst]   Store\_Inst == [Memory\_Inst \mid name = store]
```

A print instruction prints the value of a register.

```
Print\_Inst == [Instruction \mid \#params = 1]
```

val maps constants to their value, and dereference dereferences the value of a register, transitively if required.

```
val: CONSTANT \rightarrow WORD
dereference: OPERAND \times REGISTERS \rightarrow WORD
\forall c: CONSTANT \bullet
(\exists n: WORD \bullet c = constant(n) \land val(c) = n)
\forall a: OPERAND; \ r: REGISTERS \bullet
dereference(a, r) =
\text{if } a \in REGISTER \text{ then } dereference(r(a), r) \text{ else } val(a)
```

The specification of the arithmetic instructions.

memory' = memoryoutput' = output

```
Mult\_Dsystem \\ Mult\_Inst
\exists o_1 == dereference(params(1), registers); \\ o_2 == dereference(params(2), registers) \bullet \\ registers' = registers \oplus \{params(1) \mapsto constant(o_1 * o_2)\} \\ memory' = memory \\ output' = output
```

The load operation loads a constant from memory. The second parameter is an index to the memory location from which the constant is loaded.

```
Load \triangle System
Load ASystem
Load ASystem
Load ASystem
ASystem
Load ASystem
Load ASystem
ASy
```

loadConst loads a constant into a register. The second parameter the constant to be loaded.

Store the value of a register in memory.

```
Store
\Delta System
Store_Inst
\exists o_1 == dereference(params(1), registers);
o_2 == val(params(2)) \bullet
memory' = memory \oplus \{o_2 \mapsto o_1\}
registers' = registers
output' = output
```

```
Print \_
\Xi System
Print\_Inst
output' = output ^ \langle dereference(params(1), registers) \rangle
registers' = registers
memory' = memory
```

```
\begin{split} Stack\_Inst &== [Instruction \mid \# params = 1] \\ Push\_Inst &== [Stack\_Inst \mid name = push] \\ Pop\_Inst &== [Stack\_Inst \mid name = pop] \end{split}
```

The specification of the stack instructions on the system.

```
 \begin{array}{c} Push0 \\ \Xi System \\ PushStack[WORD] \\ Push\_Inst \\ \hline x? = dereference(params(1), registers) \end{array}
```

```
\begin{array}{|c|c|} \hline Pop0 \\ \hline \Delta System \\ PopStack[WORD] \\ \hline Pop\_Inst \\ \hline \\ registers' = registers \oplus \{params(1) \mapsto constant(x!)\} \\ \\ memory' = memory \\ output' = output \\ \end{array}
```

```
Push == Push0 \upharpoonright [System; Stack[WORD]]
Pop == Pop0 \upharpoonright [System; Stack[WORD]]
```

This executes an instruction on the on the system. inst? is the instruction to execute, and base? is the base memory value of the executing process. If the instruction is a load or store instruction, the memory reference must offset using the base value.

```
 \begin{array}{l} exec\_inst \\ \Delta System \\ inst?: Instruction \\ base?: 1 ... mem\_size \\ \\ \hline \\ \exists label: \mathbb{P} \ LABEL; \ name: INST\_NAME; \ params: seq OPERAND \mid \\ label = inst?.label \land name = inst?.name \land \\ params = inst?.params \bullet \\ Add \lor Sub \lor Mult \lor Div \lor \\ Print \lor Load\_Const \lor \\ name \in \{load, store\} \Rightarrow (\exists \ p: seq OPERAND \mid \\ p = \langle params(1), \\ constant(val(params(2)) + base?) \rangle \bullet \\ Load[p/params] \lor Store[p/params]) \end{array}
```

Declarations	This Section	Globally
Unboxed items	19	31
Axiomatic definitions	1	2
Generic axiomatic defs.	0	1
Schemas	13	14
Generic schemas	0	2
Total	33	50

Table 3: Summary of Z declarations for Section 4.

5 Scheduler

 ${\bf section}\, Scheduler\, {\bf parents}\, System$

This part of the specification is the scheduler.

Here, we declare the set of process IDs, the priority values, and the default number of credits a process receives when it is created.

```
Pid == \mathbb{N}

Priority == -19...19

Default\_Credits == 10
```

The possible status that a process can hold.

 $Status := pWaiting \mid pReady \mid pRunning$

A process consists of a process ID, a status, a number of credits, and a priority. Each process has a sequence of instructions to be executed on the assembler, with a pointer to the current instruction. The memory that a process can occupy is between a base and limit value. Instructions must only access memory with a value less than the limit, but they know nothing about the base value - this is added onto the memory index provided by the instruction when an instruction is executed. Each process also contains a stack and values for all registers, which are used to store values when the process is suspended.

```
\begin{array}{l} Processes \\ pids: \mathbb{P} \, Pid \\ status: Pid \leftrightarrow Status \\ credits: Pid \leftrightarrow \mathbb{N} \\ priority: Pid \leftrightarrow Priority \\ instructions: Pid \leftrightarrow (seq \, Instruction) \\ inst\_pointer: Pid \leftrightarrow \mathbb{N}_1 \\ base, limit: Pid \leftrightarrow WORD \\ pregisters: Pid \leftrightarrow REGISTERS \\ pstack: Pid \leftrightarrow Stack[WORD] \\ \\ \hline pids = \mathrm{dom}(status) = \mathrm{dom}(credits) = \mathrm{dom}(priority) = \\ \mathrm{dom}(instructions) = \mathrm{dom}(inst\_pointer) = \mathrm{dom}(base) = \\ \mathrm{dom}(limit) = \mathrm{dom}(pstack) \\ \forall \, pid: pids \bullet inst\_pointer(pid) \leq \#(instructions(pid)) \\ \forall \, pid: pids \bullet base(pid) + limit(pid) \leq mem\_size \\ \end{array}
```

The *sort* function takes the credits and priorities of all processes, and returns a sequence of process IDS sorted firstly by their credits (the more credits a process has, the higher preference they get), and if the credits are equal, then their priority. If the priority is equal, then the order is non-deterministic.

```
sort: (Pid \rightarrow \mathbb{N}) \times (Pid \rightarrow Priority) \rightarrow iseq Pid
sort = (\lambda credits: (Pid \rightarrow \mathbb{N}); priority: (Pid \rightarrow Priority) \mid dom(credits) = dom(priority) \bullet
(\mu s: iseq Pid \mid ran(s) = dom(credits) \land
(\forall i: 1 .. \# s - 1 \bullet
credits(s(i)) > credits(s(i+1)) \lor
(credits(s(i)) = credits(s(i+1)) \land
priority(s(i)) > priority(s(i)))) \bullet s))
```

To interrupt a process during execution, the kernel must be in *kernel* mode.

```
Mode ::= user \mid kernel
```

For the scheduler, we track which mode the operating system is in, as well as declaring three "secondary" variables, waiting, running, and ready, to keep the sets of waiting running, and ready variables respectively. In fact, ready is a sequence, and is ordered based on the credits that each process has. A process with more credits will have a higher priority. This is fair scheduling, because at each timer interrupt (the tick operation specified below), the current process losses one credit, therefore, process spending a lot of time executing will eventually have a low priority.

```
Scheduler \_
 Processes
 System
 Stack[WORD]
mode: Mode
 waiting, running : \mathbb{P} Pid
ready: iseq Pid
 \# running \leq 1
 waiting \cap running \cap ran \, ready = \varnothing
 waiting \cup running \cup ran \, ready = pids
 waiting = \{p : pids \mid (status^{\sim})(pWaiting) = p\}
 running = \{p : pids \mid (status^{\sim})(pRunning) = p\}
 ready = sort((waiting \cup running) \triangleleft credits,
      (waiting \cup running) \triangleleft priority)
 \forall r : ran(ready) \bullet status(r) = pReady
 \forall r : running \bullet credits(r) > 0
```

This uses semicolons as conjunctions for predicates, which conforms to the grammar in the ISO standard, but according to the list of differences between ZRM and ISO Z on Ian Toyn's website, semicolons can no longer be used to conjoin predicates.

```
InitScheduler \\ Scheduler \\ InitStack[WORD] \\ InitSystem \\ \hline pids = \varnothing \; ; \; status = \varnothing \; ; \; priority = \varnothing \\ credits = \varnothing \; ; \; instructions = \varnothing \; ; \; inst\_pointer = \varnothing \\ waiting = \varnothing \; ; \; running = \varnothing \; ; \; ready = \langle \rangle \\ base = \{\} \; ; \; limit = \{\} \; ; \; pregisters = \{\} \\ mode = user \\ \hline
```

newProcess creates a new process with a unique process ID and a specified priority, and places this new process on the ready queue.

```
\_create\_new\_process\_
 \Delta Scheduler
 \Xi System
 priority?: Priority\\
 instructions?: seq Instruction
 base?, limit?: WORD
 pid!: Pid
 pid! \not\in pids
 status' = status \cup \{pid! \mapsto pReady\}
 credits' = credits \cup \{pid! \mapsto Default\_Credits\}
 priority' = priority \cup \{pid! \mapsto priority?\}
 instructions' = instructions \cup \{pid! \mapsto instructions?\}
 inst\_pointer' = inst\_pointer \cup \{pid! \mapsto 1\}
 base' = base \cup \{pid! \mapsto base?\}
 limit' = limit \cup \{pid! \mapsto limit?\}
 pregisters' =
       pregisters \cup \{pid! \mapsto \{r : REGISTER \bullet \}\}
            r \mapsto constant(min(WORD))\}
 pstack' = pstack \cup \{pid! \mapsto (\langle stack == \langle \rangle \rangle)\}
 pids' = pids \cup \{pid!\}
```

We define a schema that contains only the variables that do not change when a reschedule occurs.

```
RescheduleChange == Scheduler \setminus (status, running, ready, waiting, credits)
```

A reschedule occurs when all ready processes have no credits. Every process, not just the ready processes, have their credits re-calculated using the formula credits = credits/2 + priority. This implies that the ready process with the highest priority will be the next process executed.

We declare a new schema that contains only the state variables that do not change when a status change occurs.

```
StatusChange == Scheduler \\ \\ (status, running, waiting, ready, registers, pregisters, pstack)
```

Interrupts the currently executing process if the new process is of a higher priority then the current process and the kernel is in *kernel* mode.

Remove the currently running process and put it back in the ready queue.

A process becomes blocked if it is waiting on a resource such a an IO device, or waiting on another process

```
block\_process == remove\_running\_process \ ^{\circ}_{9} \ reschedule
```

We declare a schema containing only the variables that change for an unblock.

```
UnblockProcessChange == Scheduler \setminus (status, running, ready, waiting)
```

Unblocks a process that is blocked by another process.

```
 \begin{array}{c} \textit{unblock\_process} \\ \Delta S \textit{cheduler} \\ \equiv \textit{UnblockProcessChange} \\ \textit{pid?} : \textit{Pid} \\ \\ \hline \textit{pid?} \in \textit{pids} \\ \textit{status(pid?)} = \textit{pWaiting} \\ \textit{running} = \varnothing \Leftrightarrow \textit{status'} = \textit{status} \oplus \{\textit{pid?} \mapsto \textit{pRunning}\} \\ \textit{running} \neq \varnothing \Leftrightarrow \textit{status'} = \textit{status} \oplus \{\textit{pid?} \mapsto \textit{pReady}\} \\ \end{array}
```

Remove a process from the system

```
_remove_process _
 \Delta Scheduler
 \Xi Stack[WORD]
 \Xi System
 pid?: Pid
 pid? \in pids
 pids' = pids \setminus \{pid?\}
 status' = \{pid?\} \lessdot status
 credits' = \{pid?\} \lessdot credits
 priority' = \{pid?\} \lessdot priority
 instructions' = \{pid?\} \triangleleft instructions
 inst\_pointer' = \{pid?\} \triangleleft inst\_pointer
 base' = \{pid?\} \lessdot base
 limit' = \{pid?\} \lhd limit
 pregisters' = \{pid?\} \triangleleft pregisters
 pstack' = \{pid?\} \triangleleft pstack
```

Update the details in the process table when each instruction is executed, as well as communicate the current instruction and the base value for the current process.

```
ChangeInstPointer == Scheduler \setminus (inst\_pointer)
```

```
\_update\_process\_table\,\_
    \Delta Scheduler
    inst!: Instruction
    base!: WORD
    running \neq \varnothing
    (\exists pid == (\mu r : running) \bullet
          inst! = head(instructions(pid)) \land
          base! = base(pid) \land
          (inst\_pointer(pid) = \#(instructions(pid)) \Rightarrow
                remove\_process[pid/pid?]) \ \land
          inst\_pointer(pid) < \#(instructions(pid)) \Rightarrow
                inst\_pointer' =
                      inst\_pointer \oplus \{pid \mapsto inst\_pointer(pid) + 1\})
    \theta Change Inst Pointer = \theta Change Inst Pointer '
next == exec\_inst \gg update\_process\_table 
            ([\Delta Scheduler \mid running = \varnothing] \land reschedule) \lor
            ([\Xi Scheduler \mid running \neq \varnothing])
idle0 == \neg \mathbf{pre} \, next
  \_idle \_
    \Xi Scheduler
    inst?: Instruction
    base?:WORD
    idle0
tick == next \vee idle
\vdash?(\forall n : \mathbb{N}_1 \bullet n > 0)
[X] \vdash ? \forall \, x : \mathbb{P} \, X \bullet \# x \leq 1 \Leftrightarrow singleton \, x
theorem PreconditionCheck
   \forall \textit{Scheduler} \bullet \mathbf{pre} \textit{ update\_process\_table}
```

Declarations	This Section	Globally
Unboxed items	21	52
Axiomatic definitions	1	3
Generic axiomatic defs.	0	1
Schemas	11	25
Generic schemas	0	2
Total	33	83

Table 4: Summary of Z declarations for Section 5.