**Integration Manual**

**For**

**DualEcuIdn**

**VERSION: 2.0**

**DATE: 28-Mar-2017**

**Prepared By:**

**Software Group,**

**Nexteer Automotive,**

**Saginaw, MI, USA**

**Location:** The official version of this document is stored in the Nexteer Configuration Management System.

**Revision History**

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| **Sl. No.** | **Description** | **Author** | **Version** | **Date** |
| 1 | Initial version | Avinash James | 1.0 | 10 -Jan-2017 |
| 2 | Corrected to say No specific include path | Shawn Penning | 2.0 | 28-Mar-2017 |

**Table of Contents**

[1 Abbrevations And Acronyms 4](#_Toc471995083)

[2 References 5](#_Toc471995084)

[3 Dependencies 6](#_Toc471995085)

[3.1 SWCs 6](#_Toc471995086)

[3.2 Global Functions(Non RTE) to be provided to Integration Project 6](#_Toc471995087)

[4 Configuration REQUIREMeNTS 7](#_Toc471995088)

[4.1 Build Time Config 7](#_Toc471995089)

[4.2 Configuration Files to be provided by Integration Project 7](#_Toc471995090)

[4.3 Da Vinci Parameter Configuration Changes 7](#_Toc471995091)

[4.4 DaVinci Interrupt Configuration Changes 7](#_Toc471995092)

[4.5 Manual Configuration Changes 7](#_Toc471995093)

[5 Integration DATAFLOW REQUIREMENTS 8](#_Toc471995094)

[5.1 Required Global Data Inputs 8](#_Toc471995095)

[5.2 Required Global Data Outputs 8](#_Toc471995096)

[5.3 Specific Include Path present 8](#_Toc471995097)

[6 Runnable Scheduling 9](#_Toc471995098)

[7 Memory Map REQUIREMENTS 10](#_Toc471995099)

[7.1 Mapping 10](#_Toc471995100)

[7.2 Usage 10](#_Toc471995101)

[7.3 NvM Blocks 10](#_Toc471995102)

[8 Compiler Settings 11](#_Toc471995103)

[8.1 Preprocessor MACRO 11](#_Toc471995104)

[8.2 Optimization Settings 11](#_Toc471995105)

[9 Appendix 12](#_Toc471995106)

# Abbrevations And Acronyms

|  |  |
| --- | --- |
| **Abbreviation** | **Description** |
| DFD | Design functional diagram |
| MDD | Module design Document |
| FDD | Functional Design Document |
|  |  |
|  |  |

# References

This section lists the title & version of all the documents that are referred for development of this document

|  |  |  |
| --- | --- | --- |
| **Sr. No.** | **Title** | **Version** |
| 1 | FDD – ES011A DualEcuIdn | See Synergy subproject version |
| 2 | Software Naming Conventions | Process 04.02.01 |
| 3 | Software Coding Standards | Process 04.02.01 |

# Dependencies

## SWCs

|  |  |
| --- | --- |
| **Module** | **Required Feature** |
| **IoHwAb** | **EcuIdnPin1** |
| **EcuIdnPin2** |
|  |  |
|  |  |

Note : Referencing the external components should be avoided in most cases. Only in unavoidable circumstance external components should be referred. Developer should track the references.

## Global Functions(Non RTE) to be provided to Integration Project

None

# Configuration REQUIREMeNTS

## Build Time Config

|  |  |  |
| --- | --- | --- |
| **Modules** | **Notes** |  |
|  |  |  |

## Configuration Files to be provided by Integration Project

*None*

## Da Vinci Parameter Configuration Changes

|  |  |  |
| --- | --- | --- |
| **Parameter** | **Notes** | **SWC** |
| **None** |  |  |

## DaVinci Interrupt Configuration Changes

|  |  |  |  |
| --- | --- | --- | --- |
| **ISR Name** | **VIM #** | **Priority Dependency** | **Notes** |
| **None** |  |  |  |

## Manual Configuration Changes

|  |  |  |
| --- | --- | --- |
| **Constant** | **Notes** | **SWC** |
| **None** |  |  |

# Integration DATAFLOW REQUIREMENTS

## Required Global Data Inputs

Refer DataDict.m file

## Required Global Data Outputs

Refer DataDict.m file

## Specific Include Path present

No

# Runnable Scheduling

This section specifies the required runnable scheduling.

|  |  |  |
| --- | --- | --- |
| **Init** | **Scheduling Requirements** | **Trigger** |
| **DualEcuIdnInit1** | **None** | **RTE (Init)** |

|  |  |  |
| --- | --- | --- |
| **Runnable** | **Scheduling Requirements** | **Trigger** |
| **DualEcuIdnPer1** | **None** | **100ms periodic** |
|  |  |  |
|  |  |  |

# Memory Map REQUIREMENTS

## Mapping

|  |  |  |
| --- | --- | --- |
| **Memory Section** | **Contents** | **Notes** |
| **DualEcuIdn\_START\_SEC\_CODE** |  |  |
|  |  |  |

\* Each …START\_SEC… constant is terminated by a …STOP\_SEC… constant as specified in the AUTOSAR Memory Mapping requirements.

## Usage

|  |  |  |
| --- | --- | --- |
| **Feature** | **RAM** | **ROM** |
| **None** |  |  |

Table 1: ARM Cortex R4 Memory Usage

## NvM Blocks

None

# Compiler Settings

## Preprocessor MACRO

None

## Optimization Settings

None

# Appendix

*None*