**Integration Manual**

**For**

**ShtdwnMech**

**VERSION: 1.0**

**DATE: 21-Mar-2017**

**Prepared By:**

**Software Group,**

**Nexteer Automotive,**

**Saginaw, MI, USA**

**Location:** The official version of this document is stored in the Nexteer Configuration Management System.

**Revision History**

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| **Sl. No.** | **Description** | **Author** | **Version** | **Date** |
| 1 | Initial version | M. Bartocha | 1.0 | 21-Mar-2017 |

**Table of Contents**

[1 Abbrevations And Acronyms 4](#_Toc389222316)

[2 References 5](#_Toc389222317)

[3 Dependencies 6](#_Toc389222318)

[3.1 SWCs 6](#_Toc389222319)

[3.2 Global Functions(Non RTE) to be provided to Integration Project 6](#_Toc389222320)

[4 Configuration REQUIREMeNTS 7](#_Toc389222321)

[4.1 Build Time Config 7](#_Toc389222322)

[4.2 Configuration Files to be provided by Integration Project 7](#_Toc389222323)

[4.3 Da Vinci Parameter Configuration Changes 7](#_Toc389222324)

[4.4 DaVinci Interrupt Configuration Changes 7](#_Toc389222325)

[4.5 Manual Configuration Changes 7](#_Toc389222326)

[5 Integration DATAFLOW REQUIREMENTS 8](#_Toc389222327)

[5.1 Required Global Data Inputs 8](#_Toc389222328)

[5.2 Required Global Data Outputs 8](#_Toc389222329)

[5.3 Specific Include Path present 8](#_Toc389222330)

[6 Runnable Scheduling 9](#_Toc389222331)

[7 Memory Map REQUIREMENTS 10](#_Toc389222332)

[7.1 Mapping 10](#_Toc389222333)

[7.2 Usage 10](#_Toc389222334)

[7.3 Non RTE NvM Blocks 10](#_Toc389222335)

[7.4 RTE NvM Blocks 10](#_Toc389222336)

[8 Compiler Settings 11](#_Toc389222337)

[8.1 Preprocessor MACRO 11](#_Toc389222338)

[8.2 Optimization Settings 11](#_Toc389222339)

[9 Appendix 12](#_Toc389222340)

# Abbrevations And Acronyms

|  |  |
| --- | --- |
| **Abbreviation** | **Description** |
| DFD | Design functional diagram |
| MDD | Module design Document |
| FDD | Functional Design Document |

# References

This section lists the title & version of all the documents that are referred for development of this document

|  |  |  |
| --- | --- | --- |
| **Sr. No.** | **Title** | **Version** |
| 1 | FDD – ES108A ShtdwnMech | See Synergy subproject version |
| 2 | Software Naming Conventions | Process 04.02.01 |
| 3 | Software Coding Standards | Process 04.02.01 |

# Dependencies

## SWCs

|  |  |
| --- | --- |
| **Module** | **Required Feature** |
| **ES999A\_ElecGlbPrm** | StrtUpState Threshold defines |

## Global Functions(Non RTE) to be provided to Integration Project

*None*

# Configuration REQUIREMeNTS

## Build Time Config

|  |  |  |
| --- | --- | --- |
| **Modules** | **Notes** |  |
| **None** |  |  |

## Configuration Files to be provided by Integration Project

*None*

## Da Vinci Parameter Configuration Changes

|  |  |  |
| --- | --- | --- |
| **Parameter** | **Notes** | **SWC** |
| **None** |  |  |

## DaVinci Interrupt Configuration Changes

|  |  |  |  |
| --- | --- | --- | --- |
| **ISR Name** | **VIM #** | **Priority Dependency** | **Notes** |
| **None** |  |  |  |

## Manual Configuration Changes

|  |  |  |
| --- | --- | --- |
| **Constant** | **Notes** | **SWC** |
| **None** |  |  |

# Integration DATAFLOW REQUIREMENTS

## Required Global Data Inputs

Refer DataDict.m file

## Required Global Data Outputs

Refer DataDict.m file

## Specific Include Path present

NO

# Runnable Scheduling

This section specifies the required runnable scheduling.

|  |  |  |
| --- | --- | --- |
| **Init** | **Scheduling Requirements** | **Trigger** |
| **ShtdwnMechInit1** | None | RTE Init |

|  |  |  |
| --- | --- | --- |
| **Runnable** | **Scheduling Requirements** | **Trigger** |
| **ShtdwnMechPer1** | None | RTE(2ms) |

# Memory Map REQUIREMENTS

## Mapping

|  |  |  |
| --- | --- | --- |
| **Memory Section** | **Contents** | **Notes** |
| **ShtdwnMech\_START\_SEC\_CODE** |  |  |
|  |  |  |

\* Each …START\_SEC… constant is terminated by a …STOP\_SEC… constant as specified in the AUTOSAR Memory Mapping requirements.

## Usage

|  |  |  |
| --- | --- | --- |
| **Feature** | **RAM** | **ROM** |
| **<Memmap usuage info>** |  |  |

Table : ARM Cortex R4 Memory Usage

## NvM Blocks

*None*

# Compiler Settings

## Preprocessor MACRO

*None*

## Optimization Settings

*None*

# Appendix

*<This section is for appendix>*