**Integration Manual**

**For**

**Adc1 Cfg And Use**

**VERSION: 3.0**

**DATE: 09-Jun-2016**

**Prepared By:**

**Software Group,**

**Nexteer Automotive,**

**Saginaw, MI, USA**

**Location:** The official version of this document is stored in the Nexteer Configuration Management System.

**Revision History**

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| **Sl. No.** | **Description** | **Author** | **Version** | **Date** |
| 1 | Initial version | Selva Sengottaiyan | 1.0 | 4-May-2015 |
| 2 | Updated for design rev. 2.0.0 | Rijvi | 2.0 | 05-Feb-2016 |
| 3 | Added Newperiodic and removed one server runnable | Avinash James | 3.0 | 9-Jun-2016 |

**Table of Contents**

[1 Abbrevations And Acronyms 4](#_Toc418747808)

[2 References 5](#_Toc418747809)

[3 Dependencies 6](#_Toc418747810)

[3.1 SWCs 6](#_Toc418747811)

[3.2 Global Functions(Non RTE) to be provided to Integration Project 6](#_Toc418747812)

[4 Configuration REQUIREMeNTS 7](#_Toc418747813)

[4.1 Build Time Config 7](#_Toc418747814)

[4.2 Configuration Files to be provided by Integration Project 7](#_Toc418747815)

[4.3 Da Vinci Parameter Configuration Changes 7](#_Toc418747816)

[4.4 DaVinci Interrupt Configuration Changes 7](#_Toc418747817)

[4.5 Manual Configuration Changes 7](#_Toc418747818)

[5 Integration DATAFLOW REQUIREMENTS 8](#_Toc418747819)

[5.1 Required Global Data Inputs 8](#_Toc418747820)

[5.2 Required Global Data Outputs 8](#_Toc418747821)

[5.3 Specific Include Path present 8](#_Toc418747822)

[6 Runnable Scheduling 9](#_Toc418747823)

[7 Memory Map REQUIREMENTS 10](#_Toc418747824)

[7.1 Mapping 10](#_Toc418747825)

[7.2 Usage 10](#_Toc418747826)

[7.3 Non RTE NvM Blocks 10](#_Toc418747827)

[7.4 RTE NvM Blocks 10](#_Toc418747828)

[8 Compiler Settings 11](#_Toc418747829)

[8.1 Preprocessor MACRO 11](#_Toc418747830)

[8.2 Optimization Settings 11](#_Toc418747831)

[9 Appendix 12](#_Toc418747832)

# Abbrevations And Acronyms

|  |  |
| --- | --- |
| **Abbreviation** | **Description** |
| DFD | Design functional diagram |
| MDD | Module design Document |
|  | <ADD more to the table if applicable> |
|  |  |
|  |  |

# References

This section lists the title & version of all the documents that are referred for development of this document

|  |  |  |
| --- | --- | --- |
| **Sr. No.** | **Title** | **Version** |
| 1 | FDD – CM320A Adc1CfgAndUse | See synergy sub project version |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |

# Dependencies

## SWCs

|  |  |
| --- | --- |
| **Module** | **Required Feature** |
| **None** | N/A |

Note : Referencing the external components should be avoided in most cases. Only in unavoidable circumstance external components should be referred. Developer should track the references.

## Global Functions(Non RTE) to be provided to Integration Project

None

# Configuration REQUIREMeNTS

## Build Time Config

|  |  |  |
| --- | --- | --- |
| **Modules** | **Notes** |  |
| None |  |  |

## Configuration Files to be provided by Integration Project

Yes

## Da Vinci Parameter Configuration Changes

|  |  |  |
| --- | --- | --- |
| **Parameter** | **Notes** | **SWC** |
| Refer the . m file in the design |  |  |

## DaVinci Interrupt Configuration Changes

|  |  |  |  |
| --- | --- | --- | --- |
| **ISR Name** | **VIM #** | **Priority Dependency** | **Notes** |
| **N/A** |  |  |  |

## Manual Configuration Changes

|  |  |  |
| --- | --- | --- |
| **Constant** | **Notes** | **SWC** |
| **N/A** |  |  |

# Integration DATAFLOW REQUIREMENTS

## Required Global Data Inputs

Refer DataDict.m file

## Required Global Data Outputs

Refer DataDict.m file

## Specific Include Path present

Yes

# Runnable Scheduling

This section specifies the required runnable scheduling.

|  |  |  |
| --- | --- | --- |
| **Init** | **Scheduling Requirements** | **Trigger** |
| Adc1CfgAndUseInit1 | None | RTE |
|  |  |  |

|  |  |  |
| --- | --- | --- |
| **Runnable** | **Scheduling Requirements** | **Trigger** |
| Adc1CfgAndUsePer1 | None | 2ms(RTE) |
| Adc1CfgAndUsePer2 | None | 2ms(RTE) |
| Adc1CfgAndUseAdc1EnaCnvn\_Oper | None | On event |
|  |  |  |

# Memory Map REQUIREMENTS

## Mapping

|  |  |  |
| --- | --- | --- |
| **Memory Section** | **Contents** | **Notes** |
| **None** |  |  |
|  |  |  |

\* Each …START\_SEC… constant is terminated by a …STOP\_SEC… constant as specified in the AUTOSAR Memory Mapping requirements.

## Usage

|  |  |  |
| --- | --- | --- |
| **Feature** | **RAM** | **ROM** |
| **None** |  |  |

Table 1: ARM Cortex R4 Memory Usage

## NvM Blocks

\*See DataDict.m

# Compiler Settings

## Preprocessor MACRO

None

## Optimization Settings

None

# Appendix

*None*