**Integration Manual**

**For**

**InertiaCmpVel**

**VERSION: 1.0**

**DATE: 23-Jul-2015**

**Prepared By:**

**Spandana Balani**

**Nexteer Automotive,**

**Saginaw, MI, USA**

**Revision History**

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| **Sl. No.** | **Description** | **Author** | **Version** | **Date** |
| 1 | Initial version | SB | 1.0 | 23-July-2015 |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |

**Table of Contents**

[1 Abbrevations And Acronyms 4](#_Toc425497027)

[2 References 5](#_Toc425497028)

[3 Dependencies 6](#_Toc425497029)

[3.1 SWCs 6](#_Toc425497030)

[3.2 Global Functions(Non RTE) to be provided to Integration Project 6](#_Toc425497031)

[4 Configuration REQUIREMeNTS 7](#_Toc425497032)

[4.1 Build Time Config 7](#_Toc425497033)

[4.2 Configuration Files to be provided by Integration Project 7](#_Toc425497034)

[4.3 Da Vinci Parameter Configuration Changes 7](#_Toc425497035)

[4.4 DaVinci Interrupt Configuration Changes 7](#_Toc425497036)

[4.5 Manual Configuration Changes 7](#_Toc425497037)

[5 Integration DATAFLOW REQUIREMENTS 8](#_Toc425497038)

[5.1 Required Global Data Inputs 8](#_Toc425497039)

[5.2 Required Global Data Outputs 8](#_Toc425497040)

[5.3 Specific Include Path present 8](#_Toc425497041)

[6 Runnable Scheduling 9](#_Toc425497042)

[7 Memory Map REQUIREMENTS 10](#_Toc425497043)

[7.1 Mapping 10](#_Toc425497044)

[7.2 Usage 10](#_Toc425497045)

[7.3 NvM Blocks 10](#_Toc425497046)

[8 Compiler Settings 11](#_Toc425497047)

[8.1 Preprocessor MACRO 11](#_Toc425497048)

[8.2 Optimization Settings 11](#_Toc425497049)

[9 Appendix 12](#_Toc425497050)

# Abbrevations And Acronyms

|  |  |
| --- | --- |
| **Abbreviation** | **Description** |
| DFD | Design functional diagram |
| MDD | Module design Document |
|  | <ADD more to the table if applicable> |
|  |  |
|  |  |

# References

This section lists the title & version of all the documents that are referred for development of this document

|  |  |  |
| --- | --- | --- |
| **Sr. No.** | **Title** | **Version** |
| <1> | <MDD Guidelines> | Process 4.01.00 |
| <2> | <Software Naming Conventions> | Process 4.01.00 |
| <3> | <Coding standards> | Process 4.01.00 |
| <4> | FDD – SF014A\_InertiaCmpVel\_Design | See Synergy Subproject version |
|  |  |  |

# Dependencies

## SWCs

|  |  |
| --- | --- |
| **Module** | **Required Feature** |
| **None** |  |

## Global Functions(Non RTE) to be provided to Integration Project

None

# Configuration REQUIREMeNTS

## Build Time Config

|  |  |  |
| --- | --- | --- |
| **Modules** | **Notes** |  |
| **FLTINJENA** | Set to STD\_ON for Fault injection |  |

## Configuration Files to be provided by Integration Project

None

## Da Vinci Parameter Configuration Changes

|  |  |  |
| --- | --- | --- |
| **Parameter** | **Notes** | **SWC** |
| **N/A** |  |  |

## DaVinci Interrupt Configuration Changes

|  |  |  |  |
| --- | --- | --- | --- |
| **ISR Name** | **VIM #** | **Priority Dependency** | **Notes** |
| **N/A** |  |  |  |

## Manual Configuration Changes

|  |  |  |
| --- | --- | --- |
| **Constant** | **Notes** | **SWC** |
| **N/A** |  |  |

# Integration DATAFLOW REQUIREMENTS

## Required Global Data Inputs

Refer DataDict.m file

## Required Global Data Outputs

Refer DataDict.m file

## Specific Include Path present

No

# Runnable Scheduling

This section specifies the required runnable scheduling.

|  |  |  |
| --- | --- | --- |
| **Init** | **Scheduling Requirements** | **Trigger** |
| **InertiaCmpVelInit1** | On Init | RTE\_Init |

|  |  |  |
| --- | --- | --- |
| **Runnable** | **Scheduling Requirements** | **Trigger** |
| **InertiaCmpVelPer1** | None | RTE(2ms) |

**.**

# Memory Map REQUIREMENTS

## Mapping

|  |  |  |
| --- | --- | --- |
| **Memory Section** | **Contents** | **Notes** |
| **None** |  |  |
|  |  |  |

\* Each …START\_SEC… constant is terminated by a …STOP\_SEC… constant as specified in the AUTOSAR Memory Mapping requirements.

## Usage

|  |  |  |
| --- | --- | --- |
| **Feature** | **RAM** | **ROM** |
| **None** |  |  |

Table : ARM Cortex R4 Memory Usage

## NvM Blocks

None

# Compiler Settings

## Preprocessor MACRO

None

## Optimization Settings

None

# Appendix

*None*