Analyzing Array Accesses for GPGPUs

- A formal system to track array accesses that are linear polynomials of thread and block ids.
- Our system formalizes the analyses for intra-kernel optimizations like memory coalescing and thread/block merging.
- We show how our system can be used for kernel merging.

A Simple GPGPU Language

Types:

```
\begin{split} \mathsf{T}' := \mathsf{uint} \mid \mathsf{int} \mid \mathsf{float} \mid \mathsf{bool} \\ \mathsf{T} := \mathsf{global} \ \ \mathcal{T}'[] \mid \mathsf{local} \ \ \mathcal{T}'[] \mid \mathcal{T}' \mid \mathsf{const} \ \ \mathcal{T}' \mid \boxed{\mathsf{ID}(\mathsf{a}, \, \mathsf{b}, \, \mathsf{c})} \end{split}
```

Terms

```
e := x \mid 1 \dots \mid tid \mid bid \mid a[e]
\mathsf{stmt} := \langle \rangle \mid \mathsf{cmd}; \mathsf{stmt}
\mathsf{cmd} := \mathsf{if} \ e \ \mathsf{then} \ \mathsf{stmt} \ \mathsf{else} \ \mathsf{stmt}
\mid \mathsf{for} \ x \ \mathsf{in} \ [e, e, e] \{ \mathsf{stmt} \}
\mid \mathsf{sync}
\mid x := e
\mid a[e] := e
\mid \mathsf{decl} \ T \ x \ \mathsf{in} \ \mathsf{stmt}
```



Typing Expressions

$$\frac{\Gamma/\Delta \vdash a : \mathbf{global} \ T'[] \qquad \Gamma/\Delta \vdash e : \mathbf{ID}(a', b', c')}{\Gamma/(a, (a', b', c')), \Delta \vdash a[e] : T'}$$

Typing Commands

$$\frac{\Gamma/\Delta_r^1 \vdash e : \mathsf{bool}}{\Gamma/\Delta_r^2/\Delta_w^2 \vdash S_1 \mathsf{ ok} \qquad \Gamma/\Delta_r^3/\Delta_w^3 \vdash S_2 \mathsf{ ok}} \frac{\Gamma/\Delta_r^1/\Delta_w^2 \vdash S_1 \mathsf{ ok} \qquad \Gamma/\Delta_r^3/\Delta_w^3 \vdash S_2 \mathsf{ ok}}{\Gamma/\Delta_r^1 \cup \Delta_r^2 \cup \Delta_r^3/\Delta_w^2 \cup \Delta_w^3 \vdash \mathsf{ if } e \mathsf{ then } S_1 \mathsf{ else } S_2 \mathsf{ ok}} \frac{\Gamma/\delta_r^1 \vdash e_1 : \mathsf{int} \qquad \Gamma/\delta_r^2 \vdash e_2 : \mathsf{int} \qquad \Gamma/\delta_r^3 \vdash e_3 : \mathsf{int}}{\Gamma/\Delta_r^0/\Delta_w^0 \vdash S[e_1/x] \mathsf{ ok} \qquad \Gamma/\Delta_r^1/\Delta_w^1 \vdash S[e_1 + e_3/x] \mathsf{ ok}} \frac{\Gamma/\Delta_r^{15}/\Delta_w^{15} \vdash S[e_1 + 15 * e_3/x] \mathsf{ ok}}{\Gamma/\bigcup \Delta_r \cup \bigcup \delta_r/\bigcup \Delta_w \vdash \mathsf{ for } x \mathsf{ in } [e_1, e_2, e_3] \{S\} \mathsf{ ok}} \frac{\mathsf{ ok}}{\Gamma/\bigcup \Delta_r \cup \bigcup \delta_r/\bigcup \Delta_w \vdash \mathsf{ for } x \mathsf{ in } [e_1, e_2, e_3] \{S\} \mathsf{ ok}}$$

$$x: T \in \Gamma \qquad T = \textbf{global} \quad T'[]$$

$$\frac{\Gamma/\Delta_r^1 \vdash e_1: \textbf{ID}(a', b', c') \qquad \Gamma/\Delta_r^2 \vdash e_2: T'}{\Gamma/\Delta_r^1 \cup \Delta_r^2/(a, (a', b', c')) \vdash a[e_1] := e_2 \text{ ok}}$$

Applications

- Our analysis can be used to check the applicability of several optimizations
- Memory Coalescing: Check if a half warp (16 threads) accesses an entire memory segment
- Thread/Block Merging: If neighbouring blocks access some common memory segments, blocks can be merged, reducing global memory accesses
- ► Kernel Merging: If corresponding threads in two independent kernels accss the same memory segments, the two kernels can be merged