

Efficient Circuit Simulation of Artificial Neural Network(ANN) Device Compact Models in SPICE



Hyunseok Hwang^{1*}, Myoungnyoun Kim^{*}, Jinwook Shin^{*}, Wanki Lee^{*},
Yoongyoung Choi^{*}, and Intae Jeong^{*}

* Alsemy Inc,
hyunseok.hwang@alsemy.com¹



Introduction

Recently, multiple researches at the Machine Learning field show possibilities of Device Compact modeling such as MOSFET. Most ANN based compact modeling method researches aim to explain the physical properties that could be explained by complex equation and its successful research results ANN is able to represent complex physical property that is driven by specialized human knowledge. Using transfer learning, meta-learning and applying specific ANN hidden layer structure with activation functions are principal idea of the research fields.

However, there are several defects that applying ANN based compact modeling device in real circuit simulation. Followings are representative examples.

- Compact modeling of emerging device such as ANN should be transformed into Look-Up Table for applying circuit simulation as a Verilog-A format.
- ANN based compact modeling has weakness when training data condition is not good enough to represent the domain field(e.g device's physical properties).

Therefore, it is mandatory that introducing the new technology of ANN compact modeling device without Look-Up Table method and successfully suppress the undesirable phenomenon which is derived from poorly trained ANN based compact modeling device. This paper suggests the new idea of Unified Dynamic Library(UDL) which enables ANN to apply into SPICE without transforming CSV format Look-up Table file and effectively eliminate Negative Difference Resistance(NDR) in the Look-Up Table values.

Main Idea

문장점검 -

The main idea of Unified Dynamic Library is saving and calculating the compact modeling in the computer internal memory. **Since conventional SPICE does not support the ANN computation internally, Unified Dynamic Library calls deep learning package which is written by C language and makes Look-Up Table internally.** Followings are positive effects by using such process.

- Verilog-A or SPICE doesn't need to operate read & calling externally saved Look-Up Table files.
- Users do not have to simulate the ANN calculation formula such as fully connected forward or backward propagation.




Figure 1(a) - Conventional emerging device compact modeling simulation flow chart




Figure 1(b) - UDL introduced compact modeling simulation flow chart

The Unified Dynamic Library supports the **eliminate** Negative Difference Resistance using considerably simple idea. "Enforcing monotonic property" function that is to control oscillating curve **through** Ids-Vds sweep curve in MOSFET device by 1st order polynomial equation.

Applying scale transition Piecewise Harmonic Cubic Spline Interpolation scheme, UDL alleviates the oscillation which appears in conventional Cubic Spline interpolation that basic Verilog-A supporting.




Figure 2 - Idea of enforcing monotonic property

Figure 3 - PCHIP Ids-Vgs sweep curve

Conclusion

This research suggests the whole new idea Unified Dynamic Library which is able to ANN based compact modeling into the SPICE. Applying Unified Dynamic Library idea, **users are expected to several positive effects during circuit simulation.**

- Easy to apply ANN based compact modeling into SPICE.
- No need to transform the ANN based compact modeling into Look-Up Table.
- Using numerical engine, the undesirable conditions which is derived from ANN trained by poor conditioned training data are eliminated.
- With specific condition, it shows the best calculation time efficiency without calculation error.

Although above results show the strengths of using the Unified Dynamic Library idea in SPICE, the performances of compact modeling devices are main reason in calculation efficiency and accuracy. As ANN based compact modeling schemes are studying, the importance of Unified Dynamic Library will be expected increasingly.

Numerical Experiments

To evaluate the efficiency of UDL, ANN has to be built with specific condition. Followings are ANN structure and training environments.

- ANN takes input variables as 3 input voltage bias(Vds, Vgs, Vbs) and 3 input parameters(W,L,T).
- Current(IdS) inference and Charge(Qds, Qgs, Qbs) inference models are separated.
- The number of hidden layer is 6 and 48 nodes are building block of each hidden layer.
- Train data domain(device)
 - $0.15\mu\text{m} \leq \text{Width} \leq 100\mu\text{m}$
 - $0.13\mu\text{m} \leq \text{Length} \leq 50\mu\text{m}$
 - $-40^\circ\text{C} \leq \text{Temperature} \leq 125^\circ\text{C}$




Figure 4(a) - Current inference ANN structure




Figure 4(b) - Charge inference ANN structure

Experiment 1. DC circuit simulation

To evaluate the pure ANN based compact modeling, **Two** types of devices are tested.

- Figure 5(a): $0.13\mu\text{m}$ (short channel)
- Figure 5(b): $10\mu\text{m}$ (long channel)

In Figure 5, **rea line** represents pure ANN result, dashed **line** represents UDL combined ANN result, and hollow **circle** represents synthetic data of BSIM model.




Figure 5(a) - Short channel device Ids-Vds Sweep curve




Figure 5(b) - Long channel device Ids-Vds Sweep curve

- RMSE - short channel
 - Pure ANN: 1.29%
 - UDL+ANN: 1.32%
- RMSE - long channel
 - Pure ANN: 1.80%
 - UDL+ANN: 2.48%

Experiment 2. TRANSIENT circuit simulation

5 stages Ring Oscillator circuit is used to evaluate the efficiency of UDL combined ANN result.

Figure 6 shows BSIM, Look-Up Table, and UDL compact modeling scheme successfully simulate the transient circuit simulation without convergence error.

In 100 times iterative simulation, **table 1** shows UDL combined ANN shows the best calculation time among other schemes. Plus, pure ANN failed to simulate the circuit.




Figure 6 - 5 stages Ring Oscillators figure. From left BSIM, Look-Up Table, and UDL

Calculation times

Items	BSIM	LUT	UDL	ANN
Initial condition time	581μS	5.84S	690μS	X
Intrinsic tran analysis time	16.28mS	8.18S	15.59mS	X

Table 1 - 5 stages Ring Oscillator calculation time

References:

- [1] McAndrew, Colin C., et al. "Best practices for compact modeling in Verilog-A." *IEEE Journal of the Electron Devices Society* 3.5 (2015): 383-396.
- [2] Pallarès, Jofre, et al. "An academic EDA suite for the full-custom design of mixed-mode integrated circuits." *2017 IEEE international symposium on circuits and systems (ISCAS)*. IEEE, 2017.
- [3] Gordon, Mike. "The semantic challenge of Verilog HDL." *Proceedings of tenth annual IEEE symposium on logic in computer science*. IEEE, 1995.
- [4] Kraus, R., P. Turkes, and J. Sigg. "Physics-based models of power semiconductor devices for the circuit simulator SPICE." *PESC 98 Record. 29th Annual IEEE Power Electronics Specialists Conference (Cat. No. 98CH36196)*. Vol. 2. IEEE, 1998.
- [5] Wang, Jing, et al. "A generic approach for capturing process variations in lookup-table-based FET models." *2015 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD)*. IEEE, 2015.
- [6] Cha, Ye Sle, et al. "A novel methodology for neural compact modeling based on knowledge transfer." *Solid-State Electronics* 198 (2022): 108450.
- [7] Y. Kim, S. Myung, J. Ryu, C. Jeong and D. S. Kim, "Physics-augmented Neural Compact Model for Emerging Device Technologies," *2020 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD)*, Kobe, Japan, 2020, pp. 257-260.