

****



ANSWERS

**6.004 Worksheet**

**L21 – Cache Coherence**

****

****

****

MESI State Transition Diagram

MSI State Transition Diagram

**Problem 1.**

Consider a multicore processor with multiple threads each running on a different core. The threads access a shared memory that holds their code and data. Note that each thread has been given a different region of the shared memory to hold its stack.

In lecture we introduced a new instruction SWAP that supports an atomic read-modify-write operation on a memory location, where the processor’s cache coherence protocol guarantees that no other SWAP operation can access the same memory location at the same time.

SWAP(Ra, literal, Rc)  
PC ← PC + 4  
EA ← Reg[Ra] + literal  
TMP ← Mem[EA] // atomic with following line  
Mem[EA] ← Reg[Rc] // atomic with preceding line  
Reg[Rc] ← TMP

The SWAP instruction can implement mutual exclusion as using the memory location lock: as a binary semaphore.


CMOVE(0, R0) // WAIT operation on lock  
loop: SWAP(R31, lock, R0)  
 BEQ(R0, loop)  
  
 … critical section …  
  
 CMOVE(1, R0) // SIGNAL operation on lock  
 ST(R0, lock, R31)

Using the SWAP instruction to implement mutual exclusion as shown above, write code sequences for the more general Signal(s) and Wait(s) operations on an integer semaphore s, where s: is location in the shared memory. The goal is to ensure correct operation of Signal(s) and Wait(s) even if different cores are running the Signal or Wait code at the same time.


|  |  |
| --- | --- |
| Code for Wait(s):  again: CMOVE(0, R0) // lock mutex loop: SWAP(R31, lock, R0)  BEQ(R0, loop)  LD(s, R0)  BNE(R0, gotit)  CMOVE(1, R0) // unlock mutex  ST(R0, lock, R31)  BR(again)  gotit: SUBC(R0, 1, R0)  ST(R0, s)  CMOVE(1,R0) // unlock mutex  ST(R0, lock, R31) | Code for Signal(s):  CMOVE(0, R0) // lock mutex loop: SWAP(R31, lock, R0)  BEQ(R0, loop)  LD(s, R0)  ADDC(R0, 1, R0)  ST(R0, s)  CMOVE(1,R0) // unlock mutex  ST(R0, lock, R31) |

**Problem 2.**

Snoopy coherence protocols rely on broadcast communication to detect sharing and updates. These are conventionally implemented using bus networks that allow for one message to be sent at a time to all nodes on the network.

(A) Ben Bitdiddle is implementing a bus-based snoopy coherence protocol. One fifth of instructions access memory, and one quarter of these miss in the core’s local cache (either because the line is invalid or doesn’t have necessary permissions). Assuming each memory operation consists of a request and acknowledgement, the network traffic per core is therefore:

Assume all bus messages take a single cycle. Considering only the message carrying capacity of the shared bus, how many cores can the bus support?



The bus has an aggregate throughput of 1 message per cycle. A memory operation requires 2 messages on 1/20 of instructions, or 1/10 messages per cycle. The number of cores this system can support is 1 = 𝑁/10 so 𝑁 = 10.

(B) Ben needs to build a larger system than the bus network will allow, so he changes the system to use a unidirectional ring network. In this design, the core issuing the memory operation sends the request around the ring, and each node along the way either forwards the request or replaces it with its response. Assuming a single-cycle per hop in the network, at how many cores will this design saturate?

The ring with N cores has an aggregate throughput of N messages per cycle.

Each memory operation requires one circuit around the ring, or N messages. Each core produces one request every 20 messages, so the number of messages generated per core is N/20.

Thus, the number of cores is N = N/(N/20) = 20.

**Problem 3.**

Ben Bitdiddle is designing a snoopy-based, write-invalidate MSI protocol for write-back caches. Suppose processors P1 and P2 are have private, snoopy caches. Both caches are initially empty. Consider the following sequence of accesses:

I0 P2: read A   
I1 P1: write A   
I2 P2: read A   
I3 P1: write A   
I4 P2: read A   
I5 P2: read B   
I6 P2: read A

(A) Assume blocks A and B do not conflict in the cache. Using the **standard MSI protocol**, fill in the following table showing the required transactions on the shared bus and the cache line states for A and B *after* each access.

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| *Access* | *Shared bus transaction* | *Processor P1’s cache* | | *Processor P2’s cache* | |
| Initial state |  | A: I | B: I | A: I | B: I |
| After P2 reads A | P2: BusRd(A) | A: I | B: I | A: S | B: I |
| After P1 writes A | P1: BusRdX(A) | A: M | B: I | A: I | B: I |
| After P2 reads A | P2: BusRd(A) →  P1: BusWB(A,val) | A: S | B: I | A: S | B: I |
| After P1 writes A | P1: BusRdX(A) | A: M | B: I | A: I | B: I |
| After P2 reads A | P2: BusRd(A) →  P1: BusWB(A,val) | A: S | B: I | A: S | B: I |
| After P2 reads B | P2: BusRd(B) | A: S | B: I | A: S | B: S |
| After P2 reads A | none | A: S | B: I | A: S | B: S |

(B) If Ben switches to a **MESI protocol**, which bus transactions and cache states would be different?

In the second row, P2’s cache state for A would be “E”.

In the last two rows, P2’s cache would for B would be “E”.


(C) Briefly describe a scenario where the additional E state in the MESI protocol would eliminate a shared bus transaction.

If there was an additional access “P2: write B”, no BusRdX(B) transaction would be required since at the time P2 has exclusive access to B.

**Problem 4.**

We want to study the tradeoffs between the standard directory-based MSI and MESI coherence protocols. The state transition diagrams for the two protocols are shown on the front page of this handout.


(A) Consider the four-core system below. Each core has a private cache, and caches are kept coherent with a directory protocol. Each core runs a thread that issues a load followed by a store to a single address, as shown below. Each thread accesses a different address (core 1’s thread accesses A, core 2’s thread accesses B, etc.). These thread-private addresses are on different cache lines. The number in parenthesis indicates the global order of the accesses (i.e. LD A happens before ST A, which happens before LD B, etc.). Each access completes before the next one begins.



For this sequence of 8 accesses, provide in the table below the total number of each type of bus requests for the MSI and MESI protocols. *Assume all caches are initially empty*, i.e., the initial states for each cache line is “I”.

|  |  |  |  |
| --- | --- | --- | --- |
| *Protocol* | *# of BusRd* | *# of BusRdX* | *# of BusWB* |
| MSI | 4 | 4 | 0 |
| MESI | 4 | 0 | 0 |

(B) Consider a different program where each thread reads globally shared data, as shown below.



For this sequence of 4 accesses, fill in the table below for the MSI and MESI protocols. Ignore coherence responses. Assume all caches are initially empty.

|  |  |  |  |
| --- | --- | --- | --- |
| *Protocol* | *# of BusRd* | *# of BusRdX* | *# of BusWB* |
| MSI | 4 | 0 | 0 |
| MESI | 4 | 0 | 0 |

**Problem 5. Cache Coherence**


Consider a multicore system where processors P1 and P2 each have a private, snooping-based, write-back cache that uses the MESI coherence protocol. Suppose the processors make a sequence of accesses to the shared variable A in the order listed below, i.e., P1 completes four accesses, followed by two accesses by P2:

P1: LD A  
P1: ST A  
P1: LD A  
P1: ST A  
P2: LD A   
P2: ST A

Please **fill in the table below** showing the shared-bus operations (if any) required to complete each access (one of BusRd, BusRdX, or BusWB). If there is no shared-bus transaction, leave the entry blank. Also give the state of the cache line for location A in each of P1’s and P2’s cache *after* the access is complete (one of M, E, S, or I)

|  |  |  |  |
| --- | --- | --- | --- |
| *Access* | *Shared bus transaction(s)* | *P1’s cache state for A* | *P2’s cache state for A* |
| Initial state |  | I | I |
| After P1: LD A | P1: BusRd(A) | E | I |
| After P1: ST A |  | M | I |
| After P1: LD A |  | M | I |
| After P1: ST A |  | M | I |
| After P2: LD A | P2: BusRd(A), P1: BusWB(A,…) | S | S |
| After P2: ST A | P2: BusRdX(A) | I | M |

Here’s the state transition diagram for the MESI cache coherence protocol:

****