STAFF REVIEW · H446 102 source models

Separate from the eight-page pupil workbook. This copy is in a public repository and is NOT access controlled. Check technical correctness before use.

Printed question mapping: Booklet Q1 = original online Q1; Booklet Q2 = original online Q2; Booklet Q3 = original online Q3

Do Now — source answers

1. A reduced/regular instruction-set design approach.

2. Large quantities of similar parallel operations.

3. Yes. ISA and core count are independent characteristics.

4. A,B,C,D.

I Do — source worked steps

1. Explain the choice — A low-power embedded CPU (often using a RISC architecture) is reasonable; no large GPU is needed for tiny sequential work.

We Do — guided CHECK

1. Explain the choice
A GPU can accelerate similar independent pixel/shading operations, paired with a CPU for control.

You Do — source mark schemes

1. RISC/CISC describe ISA [2], multicore number of processing cores [2], a RISC or CISC implementation can be multicore [2].

2. Small low-power CPU/embedded processor [3]; GPU for many similar independent graphics operations [3].

3. Interactive CPU responsiveness [2], GPU parallel rendering benefit [2], power/cost/compatibility [2], balanced recommendation based on workload [2].

Exit Ticket — source answer

1. False. RISC processors can have multiple cores.