DO NOW — RECALL

Von Neumann and Harvard architectures

Name: _____ Class: _____ Date: _____

1. What is the ideal completion cycle for four independent instructions in a three-stage pipeline?

2. What does MDR contain during an instruction fetch?

3. What happens in the Decode stage?

4. Calculate Sum and Carry-out for a full adder with A=1, B=0, Carry-in=1. Explain in binary.

DO NOW — CHECK / OBJECTIVES

Correct and improve

Check page 1 in GREEN PEN. Write corrections in full.

1. Model answer

Cycle 6 (=4+3−1).

2. Model answer

The instruction being transferred from memory.

3. Model answer

The CU identifies and interprets the opcode/operands.

4. Model answer

1+0+1=2 decimal = 10_2, so Sum=0 and Carry-out=1.

Vocabulary — know these terms

Von Neumann — Architecture with shared memory space for instructions and data.

Harvard — Architecture with separate program and data storage paths.

bottleneck — Limit caused by a shared resource or transfer path.

instruction cache — Fast cache storing instructions.

hybrid architecture — Combines features of different architectural approaches.

NEW LEARNING

Read, annotate and explain

Von Neumann organisation

Instructions and data share the same address space and a pathway; access can compete for bandwidth.

Harvard organisation

Instruction and data memories/address spaces are separate, allowing independent access paths.

Recognise contemporary designs


Many processors have aspects of both, such as a unified main memory and separate instruction/data caches (modified Harvard).

Explain one step in your own words, using the correct technical terms.

New Learning · original lesson diagrams


Diagrams appear after the related explanation. Annotate the original source visual.

New Learning



MEMORY ARCHITECTURES: Shared instruction/data pathway versus separate pathways.

New Learning



WHY IT MATTERS: Neither architecture guarantees a fixed clock speed.

I DO — WORKED EXAMPLE

Follow the worked method

A CPU needs to fetch an instruction while reading its operand. Explain possible contention in a Von Neumann design.

Predict first

The instruction fetch and data read may both need the same memory transfer pathway.

Explain and check


The requests may have to be scheduled rather than served simultaneously; this is related to the Von Neumann bottleneck.

I Do · original lesson diagrams

Diagrams appear after the related explanation. Annotate the original source visual.

A CPU needs to fetch an instruction while reading its operand. Explain possible contention in a Von Neumann de

The instruction fetch and data read may both need the same memory transfer pathway.



SHARED VS SEPARATE PATHS: A shared path can limit simultaneous transfers.

WE DO — GUIDED PRACTICE


Try → Discuss → Improve

We Do · original lesson diagrams

Diagrams appear after the related explanation. Annotate the original source visual.

A microcontroller uses separate program and data memories. Identify the architecture and a useful consequence.

Separate program and data memories indicate Harvard-style organisation.



TWO MEMORY PATHS: Independent instruction and data accesses can overlap.

WE DO — TRY · DISCUSS · IMPROVE

TRY: Use the original guided questions and diagrams in the preceding We Do pages. DISCUSS: Explain and challenge methods before independent practice. IMPROVE: Note one change now; compare with the source model only AFTER the Exit Ticket.

Guided 1: Predict first Separate program and data memories indicate Harvard-style organisation.

DISCUSS — Compare approaches, walk through one test input, and explain how you would detect or correct a mistake.

IMPROVE — Write one precise correction or stronger explanation in your own answer.

YOU DO — INDEPENDENT PRACTICE

Questions · Part 1

Answer independently. Show code, calculations, a trace or justified reasoning as appropriate.

Question 1

State where instructions and data are stored in Von Neumann and Harvard architectures.

Question 2

A CPU frequently fetches an instruction while reading data. Explain a potential Von Neumann limitation and Harvard advantage.

YOU DO — INDEPENDENT PRACTICE

Questions · Part 2

Answer independently. Show code, calculations, a trace or justified reasoning as appropriate.

Question 3

A modern CPU uses unified main memory but separate L1 instruction and data caches. Explain why it cannot be described as a purely classical Harvard or purely classical Von Neumann design.

EXIT TICKET / REFLECTION

Check your understanding

Complete the actual lesson Exit Ticket before checking the answer.

Every modern processor is exclusively a pure Von Neumann or pure Harvard machine.

How confident are you? Circle one: Confident / Getting there / Need help

Explain your choice, identifying one concept you can now use independently.

GREEN PEN — Correct and explain

Choose one mistake from your independent work. Write the correct method and explain precisely why your original answer was wrong.

Next step: revisit the model or a relevant revision-guide section if needed.

WE DO — SOURCE CHECK / IMPROVE

Only use this section AFTER attempting the We Do, You Do and Exit Ticket. Compare with the original classroom lesson's CHECK explanation. Correct errors in GREEN PEN and explain why.

Guided 1 — original CHECK

Explain and check

Independent transfer pathways can allow concurrent instruction fetch and data access, subject to the processor design.

IMPROVE: Explain one correction to your own reasoning.