# **SPIM Instruction Set**


**Computer System Fundamentals** 

An overview of the instruction set in the SPIM MIPS emulator. Based on a document from the University of Stuttgart.

The SPIM emulator implements instructions from the MIPS32 instruction set, as well as *pseudo-instructions* (which look like MIPS instructions, but are not actually provided on the MIPS32 hardware).

#### **Architecture**

MIPS has  $32 \times 32$ -bit general purpose registers and  $16 \times 64$ -bit floating point registers, as well a two special registers Hi and Lo for manipulating 64-bit integer quantities. In addition, it has a memory which is partitioned as follows:



#### Registers

The 32 general purpose registers can be referenced as \$0..\$31, or by symbolic names, and are used as follows:

| Reg      | Name      | Description  |  |
|----------|-----------|--|--|
| \$0      | zero      | the value 0, not changeable  |  |
| \$1      | \$at      | assembler temporary; reserved for assembler use                            |  |
| \$2,\$3  | \$v0,\$v1 | value from expression evaluation or function return                        |  |
| \$4\$7   | \$a0\$a3  | first four <b>a</b> rguments to a function/subroutine, if needed           |  |
| \$8\$15  | \$t0\$t7  | temporary; must be saved by caller to subroutine; subroutine can overwrite |  |
| \$16\$23 | \$s0\$s7  | safe function variable; must not be overwritten by called subroutine       |  |
| \$24\$25 | \$t8\$t9  | temporary; must be saved by caller to subroutine; subroutine can overwrite |  |
| \$26\$27 | \$k0\$k1  | for <b>k</b> ernel use; may change unexpectedly                            |  |
| \$28     | \$gp      | global pointer (address of global area)                                    |  |
| \$29     | \$sp      | stack pointer (top of stack)   |  |
| \$30     | \$fp      | frame pointer (bottom of current stack frame)                              |  |
| \$31     | \$ra      | return address of most recent caller                                       |  |

The 16 floating point registers are referenced in pairs; each pair is 64-bits.

| Reg       | Description  |  |
|-----------|--|--|
| \$f0\$f2  | value floating-point expression evaluation or function return              |  |
| \$f4\$f10 | temporary; must be saved by caller to subroutine; subroutine can overwrite |  |

| Reg        | Description  |  |
|------------|--|--|
| \$f12\$f14 | first two double-precision function arguments                    |  |
| \$f16\$f18 | temporary registers; used for expression evaluation              |  |
| \$f20\$f30 | safe function variables; must be preserved across function calls |  |

## Instructions

Each instruction is written on a single line and has the general format

Label: OpCode, Operand<sub>1</sub>, Operand<sub>2</sub>, Operand<sub>3</sub>

Some instructions have only one operand, others have two and many have three.

### **Operands**

The following notation is used in describing operands in the description of instructions below.

| Operand        | Description  |  |
|----------------|--|--|
| R <sub>n</sub> | a register; R <sub>s</sub> and R <sub>t</sub> are sources, and R <sub>d</sub> is a destination |  |
| Imm            | a constant value; a literal constant in decimal or hexadecimal format                          |  |
| Label          | a symbolic name which is associated with a memory address                                      |  |
| Addr           | a memory address, in one of the formats described below  |  |

### **Addressing Modes**

Many instructions have one operand which is an address. Addresses can be written in a number of formats:

| Format                                      | Address   |
|---|---|
| Label the address associated with the label |   |
| (R <sub>n</sub> )                           | the value stored in register R <sub>n</sub> (indirect address)                  |
| Imm(R <sub>n</sub> )                        | the sum of Imm and the value stored in register R <sub>n</sub>                  |
| Label (R <sub>n</sub> )                     | the sum of Label's address and the value stored in register R <sub>n</sub>      |
| Label ± Imm                                 | the sum of Label's address and Imm  |
| Label ± Imm(R <sub>n</sub> )                | the sum of Label's address, Imm and the value stored in register R <sub>n</sub> |

#### **List of SPIM instructions**

Real MIPS instructions are marked with a ✓. All other instructions are pseudoinstructions, special to the SPIM emulator. Operators in expressions have the same meaning as their C counterparts.

|   |   | Instruction |                       | Description       |            |
|---|---|-------------|-----------------------|-------------------|------------|
| , | 1 | add         | $R_d$ , $R_s$ , $R_t$ | $R_d = R_s + R_t$ | (signed)   |
| , | 1 | addu        | $R_d$ , $R_s$ , $R_t$ | $R_d = R_s + R_t$ | (unsigned) |
| , | 1 | addi        | $R_d$ , $R_s$ , $R_t$ | $R_d = R_s + R_t$ | (unsigned) |
| , | 1 | sub         | $R_d$ , $R_s$ , $R_t$ | $R_d = R_s - R_t$ | (signed)   |

# Instruction

# Description

| •          | non donon |                                       |   |
|------------|-----------|---------------------------------------|---|
| √ s        | subu      | $R_d$ , $R_s$ , $R_t$                 | $R_d = R_s - R_t$ (unsigned)  |
| <b>√</b> d | div       | $R_s$ , $R_t$                         | Lo = $R_s / R_t$ , Hi = $R_s \% R_t$ (int division, signed)             |
| <b>√</b> d | divu      | $R_s$ , $R_t$                         | $Lo = R_s / R_t, Hi = R_s \% R_t  \text{(int division, unsigned)}$      |
| d          | div       | $R_{d},R_{s},R_{t}$                   | $R_d = R_s / R_t$ (int division, signed)                                |
| d          | divu      | $R_d, R_s, R_t$                       | $R_d = R_s / R_t$ (int division, unsigned)                              |
| r          | cem       | $R_{d},R_{s},R_{t}$                   | $R_d = R_s / R_t$ (int division, signed)                                |
| r          | cemu      | $R_d,R_s,R_t$                         | $R_d = R_s / R_t$ (int division, unsigned)                              |
| m          | nul       | $R_d,R_s,R_t$                         | $R_d = R_s * R_t$ (signed)  |
| √ m        | nult      | $R_d$ , $R_s$                         | $(Hi,Lo) = R_s * R_t$ (Lo = bits 031, Hi = bits 3263, signed)           |
| √ m        | nultu     | $R_d$ , $R_s$                         | (Hi,Lo) = $R_s * R_t$ (Lo = bits 031, Hi = bits 3263, unsigned)         |
| <b>√</b> a | and       | $R_d$ , $R_s$ , $R_t$                 | $R_d = R_s \& R_t$  |
| <b>√</b> a | and       | R <sub>d</sub> , R <sub>s</sub> , Imm | $R_d = R_s \& Imm$  |
| n          | neg       | $R_d$ , $R_s$                         | $R_d = \sim R_s$  |
| √ n        | nor       | $R_d, R_s, R_t$                       | $R_d = !(R_s   R_t)$  |
| n          | not       | R <sub>d</sub> , R <sub>s</sub>       | $R_d = !R_s$  |
| <b>√</b> c | or        | $R_d, R_s, R_t$                       | $R_d = R_s \mid R_t$  |
| <b>√</b> c | ori       | $R_d$ , $R_s$ , Imm                   | $R_d = R_s \mid Imm$  |
| <b>√</b> x | kor       | $R_d, R_s, R_t$                       | $R_d = R_s ^R_t$  |
| <b>√</b> x | kori      | $R_d$ , $R_s$ , Imm                   | $R_d = R_s ^ Imm$   |
| √ s        | sll       | $R_d$ , $R_t$ , Imm                   | $R_d = R_t \ll Imm$   |
| √ s        | sllv      | $R_d, R_s, R_t$                       | $R_d = R_t \ll R_s$   |
| √ s        | srl       | $R_d$ , $R_t$ , Imm                   | $R_d = R_t \gg Imm$   |
| √ s        | srlv      | $R_d, R_s, R_t$                       | $R_d = R_t \gg R_s$   |
| m          | move      | R <sub>d</sub> , R <sub>s</sub>       | $R_d = R_s$   |
| √ m        | nfhi      | $R_d$                                 | R <sub>d</sub> = Hi   |
| √ m        | nflo      | $R_d$                                 | R <sub>d</sub> = Lo   |
| 1          | La        | R <sub>d</sub> , Addr                 | R <sub>d</sub> = Addr   |
| 1          | Li        | R <sub>d</sub> , Imm                  | R <sub>d</sub> = Imm  |
| <b>√</b> 1 | lui       | R <sub>d</sub> , Imm                  | $R_d[015] = 0, R_d[1631] = Imm$   |
| <b>√</b> 1 | Lb        | R <sub>d</sub> , Addr                 | $R_d$ = byte at Mem[Addr] (sign extended, Addr could be Label( $R_t$ )) |
| <b>√</b> 1 | Lw        | R <sub>d</sub> , Addr                 | $R_d$ = word at Mem[Addr] (Addr could be Label( $R_t$ ))                |
|            |           |                                       |   |

|   | Instruction |   | Description  |  |
|---|-------------|---|--|--|
| ✓ | sb          | R <sub>s</sub> , Addr                   | $Mem[Addr] = R_{S}  \text{(sign extended, Addr could be Label(R}_{t}\text{))}$ |  |
| ✓ | sw          | R <sub>s</sub> , Addr                   | $Mem[Addr] = R_s$ (Addr could be Label(R <sub>t</sub> ))                       |  |
| ✓ | slt         | $R_d, R_s, R_t$                         | $R_d = 1 \text{ if } R_s < R_t, R_d = 0 \text{ otherwise (signed)}$            |  |
| ✓ | slti        | $R_d$ , $R_s$ , Imm                     | $R_d = 1 \text{ if } R_s < Imm, R_d = 0 \text{ otherwise (signed)}$            |  |
| ✓ | sltu        | $R_d$ , $R_s$ , $R_t$                   | $R_d = 1 \text{ if } R_s < R_t, R_d = 0 \text{ otherwise}$ (unsigned)          |  |
| ✓ | beq         | $R_s$ , $R_t$ , Label                   | branch to Label if R <sub>s</sub> =R <sub>t</sub> (signed)                     |  |
|   | beqz        | R <sub>s</sub> , Label                  | branch to Label if R <sub>s</sub> =0 (signed)                                  |  |
|   | bge         | R <sub>s</sub> , R <sub>t</sub> , Label | branch to Label if R <sub>s</sub> ≥R <sub>t</sub> (signed)                     |  |
| ✓ | bgez        | R <sub>s</sub> , Label                  | branch to Label if R <sub>S</sub> ≥0 (signed)                                  |  |
| ✓ | bgezal      | R <sub>s</sub> , Label                  | branch to Label and and \$ra=PC+8 if R <sub>s</sub> ≥0 (signed)                |  |
|   | bgt         | R <sub>s</sub> , R <sub>t</sub> , Label | branch to Label if R <sub>s</sub> >R <sub>t</sub> (signed)                     |  |
|   | bgtu        | R <sub>s</sub> , R <sub>t</sub> , Label | branch to Label if R <sub>s</sub> >R <sub>t</sub> (unsigned)                   |  |
| ✓ | bgtz        | R <sub>s</sub> , Label                  | branch to Label if R <sub>S</sub> >0 (signed)                                  |  |
|   | blt         | R <sub>s</sub> , R <sub>t</sub> , Label | branch to Label if R <sub>s</sub> <r<sub>t (signed)</r<sub>                    |  |
|   | bltu        | R <sub>s</sub> , R <sub>t</sub> , Label | branch to Label if $R_s < R_t$ (unsigned)                                      |  |
| ✓ | bltz        | R <sub>s</sub> , Label                  | branch to Label if R <sub>s</sub> <0 (signed)                                  |  |
| ✓ | bltzl       | R <sub>s</sub> , Label                  | branch to Label and \$ra=PC+8 if R <sub>S</sub> <0 (signed)                    |  |
| ✓ | bne         | R <sub>s</sub> , R <sub>t</sub> , Label | branch to Label if R <sub>s</sub> ≠R <sub>t</sub>                              |  |
| ✓ | bnez        | R <sub>s</sub> , Label                  | branch to Label if R <sub>s</sub> ≠0   |  |
| ✓ | j           | Label                                   | jump to Label (PC = Label)   |  |
| ✓ | jal         | Label                                   | jump to Label and Link (\$ra = PC+8; PC = Label)                               |  |
| ✓ | jr          | $R_s$                                   | jump to location in R <sub>s</sub>   |  |
| ✓ | jalr        | $R_s$                                   | jump to location in $R_s$ and Link (\$ra = PC+8; PC = Label)                   |  |
|   |             |   |  |  |

# **System Services**

syscall

The SPIM emulator provides a number of mechanisms for interacting with the host system. These services are invoked via the syscall pseudo-instruction after storing the service code in the register v0.

invoke system service; service given in \$v0

| Service      | Code | Arguments      | Result |
|--------------|------|----------------|--------|
| print_int    | 1    | \$a0 = integer |        |
| print_float  | 2    | \$f12 = float  |        |
| print_double | 3    | \$f12 = double |        |
| print_string | 4    | \$a0 = char *  |        |

| Service     | Code | Arguments                    | Result              |
|-------------|------|------------------------------|---------------------|
| read_int    | 5    |                              | integer in \$v0     |
| read_float  | 6    |                              | float in \$v0       |
| read_double | 7    |                              | double in \$v0      |
| read_string | 8    | \$a0 = buffer, \$a1 = length | string in buffer    |
| sbrk        | 9    | \$a0 = # bytes               | extend data segment |
| exit        | 10   |                              | program exits       |

# **Directives**

The SPIM assembler supports a number of directives, which allow things to be specified at assembly time.

| Directive   | Description  |  |
|---|--|--|
| .text   | the instructions following this directive are placed in the text segment of memory |  |
| the data defined following this directive is placed in the data segment of memory |  |  |
| .space n  | allocate <i>n</i> unitialised bytes of space in the data segment of memory         |  |
| .word val <sub>1</sub> ,val <sub>2</sub> ,  | store values in successive words in the data segment of memory                     |  |
| .byte<br>val <sub>1</sub> ,val <sub>2</sub> ,                                     | store values in succesive bytes in the data segment of memory                      |  |
| .asciiz " <i>string</i> "   | store '\0'-terminated string in the data segment of memory                         |  |