


## 2BA4 Bus-based Transfers

- Digital systems typically have a considerable number of registers  $N$ .
  - Typically  $8 \leq N \leq 256$
  - Programmer need to be able to make transfers between any pair of them.
  - Let us consider the  $N=3$  and use 2:1 MUXs to interconnect  $R0$ ,  $R1$ ,  $R2$ .
    - The result is on the next slide.

## 2BA4 Register Transfer via MUX Diagram




## 2BA4 Register Transfer via MUXs

- This is a very flexible system for it can make up to three independent transfers in one clock period.

RT	S2 S1 S0	L2 L1 L0	Description
$R2 \leftarrow R1$	1 X X	1 0 0	Point-to-Point
$R2 \leftarrow R1, R1 \leftarrow R2$	1 1 X	1 1 0	Reg. Exchange
$R2 \leftarrow R1, R1 \leftarrow R0$ $R0 \leftarrow R2$	1 0 0	1 1 1	Reg. Rotate
$R2 \leftarrow R0, R1 \leftarrow R0$	0 0 X	1 1 0	Reg. broadcast

- But this is very costly in terms of interconnect, requiring  $6 \cdot n$  MUX input connections.
- To connect  $N$   $n$ -bit registers will require  $(N-1) \cdot N \cdot n$  wires.

## 2BA4 Register Transfer via MUX & Bus



- To reduce the amount of interconnects we can use 3-1 MUXs with a single MUX-to-Register bus connection.



## Register Transfer via 3-1 MUXs and MUX-to-Register Bus

- This results in the loss of some flexibility:


RT	S1 S0	L2 L1 L0	Description
R0 → R2	1 0	0 0 1	Point-to-Point
R0 → R1, R2 → R1	0 1	1 0 1	Reg. Broadcast
R0 → R1, R1 → R0	IMPOSSIBLE		Single source only

- But the MUX input connections have reduced from  $6 \cdot n$  to  $3 \cdot n$ .
- For N Register we need only  $N \cdot n$  wires.




## Tri-state Bus

- Tri-state buffers provide the means to construct a wired-or of arbitrary fan-in, with which we can effectively disperse the MUX on the previous slide right back to the register latches. That is we build our 3:1 MUX as:



## Tri-state-bus vs. MUX-bus



- This results in a solution seen on the right (tri-state), which has the same functionality as the MUX based solution on the left, using just a single bi-directional bus.



## Bi-directional Tri-state Bus

RT	E2 E1 E0	L2 L1 L0	Description
R0 → R2	1 0 0	0 0 1	Point-to-Point
R0 → R1, R2 → R1	0 1 0	1 0 1	Reg. Broadcast
R0 → R1, R1 → R0	IMPOSSIBLE		Single source only

- With this arrangement it is possible to connect  $N \cdot n$ -bit register with  $N-1$  paths of width  $n$ .



## 2BA4 Register File & Functional Unit

- ▶ In practice the three functional micro-ops are implemented in one compact circuit, the **Function Unit**, composed of the **ALU** and **Shifter**.
- ▶ Data for this **Functional Unit** comes from a physical adjacent **Register file**, with dual MUX-busses able to supply two operands per clock cycle.
- ▶ Since the register file is itself modest in size typically 8-32 register, there must be provision to send and receive data to/from the main memory system via **DATA IN** and **DATA OUT**.