


2BA4, 88thHDL Lecture, M. Manzke, Page: 11

Tc (- 0 023 0

T(muxTc 0

Register File

Top-level VHDL (port maps 1)



port maps 3 - 2 to 1 Data source multiplexer