


```
HDLRegister File
              Top-level Schematic (4 to 1 MUX)
                      library IEEE:
                      use IEEE.STD LOGIC 1164ALL:
                      use IEEE.STD_LOGIC_ARITH.ALL;
                      use IEEE.STD LOGIC UNSIGNED.ALL:
                      entity mux4_4bit is
                         Port (In0, In1, In2 In3 : in std_logic_vector(3 downto 0);
                              S0, S1 : in std_logic;
                              Z : out std logic vector(3 downto 0)):
                      end mux4 4bit:
                      architecture Behavioral of mux4_4bit is
                      Z <= In0 after 5 ns when S0='0' and S1='0' else
                           In1 after 5 ns when S0='1' and S1='0' else
                           In2 after 5 ns when S0='0' and S1='1' else
                           In3 after 5 ns when S0='1' and S1='1' else
                           "0000" after 5 ns:
                          Behavioral:
                                                       2BA4, 8th HDL Lecture, M. Manzke, Page: 3
```

```
VHDL Register File
                  Top-level Schematic (2 to 1 MUX)
                         use IEEE.STD LOGIC 1164ALL:
                         use IEEE.STD LOGIC ARITH.ALL:
                         use IEEE.STD_LOGIC_UNSIGNED.ALL;
                         entity mux2 4bit is
                           port ( In0 : in std_logic_vector(3 downto 0);
                                In1: in std_logic_vector(3 downto 0);
                                s: in std_logic;
                                Z : out std_logic_vect
                                                    r(3 downto 0)):
                         end mux2 4bit:
                         architecture Behavioral of mux2_4bit is
                         Z <= In0 after 5 ns when S='0' else
                                    In1 after 5 ns when S='1'else
                                    "0000" after 5 ns:
                         end Behavioral;
                                                         2BA4, 8th HDL Lecture, M. Manzke, Page: 2
```

```
VHD Register File
                Top-level Schematic (4 to 1 MUX)
                       library IEEE;
                       use IEEE.STD LOGIC 1164ALL:
                       use IEEE.STD_LOGIC_ARITH.ALL;
                       use IEEE.STD LOGIC UNSIGNED.ALL:
                       entity reg4 is
                         port (D: in std_logic_vector(3 downto 0);
                               load, Clk: in std logic
                               Q: out std_logic_vector(3 downto 0));
                       end rea4:
                        architecture Behavioral of reg4 is
                       begin
                       process(Clk)
                         if (rising edge(Clk)) then
                          if load='1' then
                            Q<=D after 5 ns:
                           end if
                         end if:
                       end process:
                         nd Behavior
                                                       2BA4, 8th HDL Lecture, M. Manzke, Page: 4
```



```
Register File
Top-level VHDL (COMPONENTreg4)

architecture Behavioral of register_file is
--- components

--- 4 bit Register for register file
COMPONENT reg4
PORT(

D: IN std_logic_vector (3 downto 0);
load: IN std_logic;
Clk: IN std_logic;
Q: OUT std_logic_vector (3 downto 0)
);
END COMPONENT;
```

```
VHDL Register File
                   Top-level VHDL (entity register_file )
                            library IEEE:
                            use IEEE.STD LOGIC 1164.ALL:
                            use IEEE.STD LOGIC ARITH.ALL:
                            use IEEE.STD_LOGIC_UNSIGNED.ALL;
                            entity register_file is
                              Port ( src_s0 : in std_logic;
                                   src_s1 : in std_logic;
                                   des_A0 : in std_logic;
                                   des_A1 : in std_logic;
                                   Clk : in std_logic;
                                   data_src : in std_logic;
                                   data : in std_logic_vecto
                                                             (3 downto 0):
                                  reg0 : out std_logic_vect
                                                             or (3 downto 0);
                                  reg1: out std_logic_vector (3 downto 0);
reg2: out std_logic_vector (3 downto 0);
reg3: out std_logic_vector (3 downto 0));
                            end register_file;
                                                              2BA4, 8th HDL Lecture, M. Manzke, Page: 6
```

```
VHDL Register File
                Top-level VHDL (COMPONENT decoder_2to4/ mux2_4bit)
                                 -- 2 to 4 Decoder
                                 COMPONENT decoder 2to4
                                 PORT(
                                           A0: IN std logic
                                           A1: IN std logic:
                                           Q0 : OUT std logic
                                          Q1: OUT sto
                                           Q2 : OUT std logic
                                          Q3 : OUT std_log
                                 END COMPONENT:
                                 -- 2 to 1 line multiplexer
                                 COMPONENT mux2_4bit
                                 PORT(
                                          In0 : IN std_logic_vector(3 downto 0);
                                          In1: IN std_logic_vector(3 downto 0);
                                          s: Nstd_logic;
                                          Z: OUT std_logic_vector(3 downto 0)
                                 );
END COMPONENT;
                                                      2BA4, 8th HDL Lecture, M. Manzke, Page: 8
```

```
VHDL Register File
                 Top-level VHDL (COMPONENT decoder_2to4/ mux2_4bit)
                                  - 2 to 4 Decoder
                                  COMPONENT decoder_2to4
                                  PORT(
                                            A0: IN std logic:
                                            A1: IN std_logic;
                                            Q0 : OUT std_logic;
                                            Q1 : OUT std_logic;
                                            Q2 : OUT std_logic;
                                            Q3 : OUT std logic
                                  );
END COMPONENT;
                                  - 2 to 1 line multiplexer
                                  COMPONENT mux2 4bit
                                            In0 : IN std_logic_vector(3 downto 0);
                                           In1 : IN std_logic_vector(3 downto 0);
                                           s : Nstd logic :
                                            Z : OUT std_logic_vector(3 downto 0)
                                  END COMPONENT:
                                                       2BA4, 8th HDL Lecture, M. Manzke, Page: 9
```

```
VHDL Register File
               Top-level VHDL (port maps 1)
                              begin
                               -- port maps ;-)
                              -- register 0
                              reg00: reg4PORTMAP(
                                       D => data src mux out.
                                       load => load reg0.
                                       Clk => Clk.
                                       Q = reg0_q
                              -- register 1
                              reg01: reg4 PORTMAP(
                                       D => data_src_mux_out,
                                       load => load reg1.
                                       Clk => Clk.
                                       Q = reg1_q
                                                 2BA4, 8th HDL Lecture, M. Manzke, Page: 11
```

```
VHDL Register File
                  Top-level VHDL (COMPONENTmux4_4bit)
                                   -- 4 to 1 line multiplexer
                                   COMPONENT mux4 4bit
                                   PORT(
                                                                  r(3 downto 0):
                                              In0: IN std lo
                                             In1 : IN std log
                                                                  r(3 downto 0);
                                              In2: IN std log
                                                                  r(3 downto 0):
                                                                  r(3 downto 0);
                                             In3 : IN std_log
                                              S0: IN std logic:
                                              S1: IN std logic:
                                             Z: OUTstd_logic_vector(3 downto 0)
                                   END COMPONENT:
                          signal load_reg0, load_reg1, load_reg2, load_reg3:std_logic;
                          signal reg0_q, reg1_q, reg2_q, reg3_q,
                               data_src_mux_out, src_reg : std_logic_vector(3 downto 0);
                                                         2BA4, 8th HDL Lecture, M. Manzke, Page: 10
```

```
VHDL Register File
                  Top-level VHDL (port maps 2)
                                             -- register 2
                                    reg02: reg4 PORT MAP(
                                              D => data src mux out.
                                              load => load_reg2,
                                              Clk => Clk.
                                              Q \Rightarrow reg2_q
                                    reg03: reg4 PORT MAP(
                                              D => data_src_mux_out,
                                              load => load_reg3.
                                              Clk => Clk.
                                              Q => reg3_q
                                    -- Destination register decoder
                                    des decoder 2to4: decoder 2to4 PORT MAP(
                                              A\bar{0} \Rightarrow des_A0,
                                              A1 => des_A1,
                                              Q0 => load_reg0,
                                              Q1 => load_reg1,
                                              Q2 => load_reg2,
                                              Q3 => load_reg3
                                                         2BA4, 8th HDL Lecture, M. Manzke, Page: 12
```

