


Multiple-Cycle Microprogrammed Computer



Part II, M. Mancke, Page: 1

Project 2 Microcoded Instruction Set Processor

- ▶ Project 2 in incremental steps
- ▶ modifications are required for tomorrow:
 - ▶ Increase the number of registers in the register-file from 8 to 9
 - ▶ This requires an additional select bit for the two multiplexers (Bus A and Bus B) and the destination decoder. These are separate signals (TD, TA, TB) that are provided by the Control Memory
 - ▶ The size of the registers in the register-file has to be increased to 16bit (size of instructions)

14th Lecture, Part II, M. Mancke, Page: 2

Datapath Modifications

- ▶ Consequently all components of the Datapath:
 - ▶ MUXs in the Register file
 - ▶ Decoder in the Register file
 - ▶ Arithmetic/logic Unit
 - ▶ Shifter and MUXs ...
- ▶ have to be adjusted to 16bit operations.

14th Lecture, Part II, M. Mancke, Page: 3

Datapath Modifications

- ▶ Add and test:
 - ▶ Memory M (512 x 16)
 - ▶ Control Memory (256 x 28)
- ▶ to your project.
 - ▶ MUX M will feed 16 bit addresses from either the Bus A or the PC into the Memory M entity but only the 9 least significant address bits will be used to index into the array. This restricts the memory size to 512.

14th Lecture, Part II, M. Mancke, Page: 4



Control Memory 256 x 28

library IEEE

27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
NA								MS		M	C	L	P	L	T	A	B	FS				M	D	R	W	M	W

```
-- Michael Manzke
-- michael.manzke@cs.tcd.ie
-- 25 April 2003
```

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
```



entity control_memory

```
entity control_memory is
Port( MW : out std_logic;
      MM : out std_logic;
      RW : out std_logic;
      MD : out std_logic;
      FS : out std_logic_vector(4 downto 0);
      MB : out std_logic;
      TB : out std_logic;
      TA : out std_logic;
      TD : out std_logic;
      PL : out std_logic;
      PI : out std_logic;
      IL : out std_logic;
      MC : out std_logic;
      MS : out std_logic_vector(2 downto 0);
      NA : out std_logic_vector(7 downto 0);
      IN_CAR : in std_logic_vector(7 downto 0));
end control_memory;
```



architecture Behavioral of control_memory is

```
architecture Behavioral of control_memory is
type mem_array is array(0 to 255) of std_logic_vector(27 downto 0);

begin

memory_m: process(IN_CAR)
variable control_mem : mem_array := (
-- 0
X"FFFFFFF", -- 0
X"000000", -- 1
X"AAAAAA", -- 2
X"000000", -- 3
X"BBBBBB", -- 4
X"000000", -- 5
X"CCCCCC", -- 6
X"000000", -- 7
```



-- Address \$08 to \$17

```
X"DDDDDD", -- 8
X"000000", -- 9
X"111111", -- A
X"000000", -- B
X"222222", -- C
X"000000", -- D
X"333333", -- E
X"000000", -- F
-- 1
X"000000", -- 0
X"000000", -- 1
X"000000", -- 2
X"000000", -- 3
X"000000", -- 4
X"000000", -- 5
X"000000", -- 6
X"000000", -- 7
```

2BA4 -- Address \$F8 to \$FF

```

X"0000000", -- 8
X"0000000", -- 9
X"0000000", -- A
X"0000000", -- B
X"0000000", -- C
X"0000000", -- D
X"0000000", -- E
X"0000000", -- F
);
variable addr : integer;
variable control_out : std_logic_vector(27 downto 0);

```

2BA4 Begin (process) LSB

begin

```

addr := conv_integer(IN_CAR);
control_out := control_mem(addr);
MW <= control_out(0);
MM <= control_out(1);
RW <= control_out(2);
MD <= control_out(3);
FS <= control_out(8 downto 4);
MB <= control_out(9);

```

2BA4 Begin (process) MSB

```

TB <= control_out(10);
TA <= control_out(11);
TD <= control_out(12);
PL <= control_out(13);
PI <= control_out(14);
IL <= control_out(15);
MC <= control_out(16);
MS <= control_out(19 downto 17);
NA <= control_out(27 downto 20);
end process;
end Behavioral;

```

2BA4 Control Word for Datapath

- The Datapath should have the following functionality:


TD	TA	TB	MB	FS	MD	RW	MM	MW
Select	Select	Select	Select	Code Function	Code	Select Function	Select Function	Code
R[DR]	R[SA]	R[SB]	Register	$F = A$	0000	Full	No write (NW)	0
RS	RS	RS	Constant	$F = A + 1$	0001	Data In	Write (WR)	1
				$F = A + B$	0010			
				$F = A + B + 1$	0011			
				$F = A + B$	0100			
				$F = A + B + 1$	0101			
				$F = A - 1$	0110			
				$F = A$	0111			
				$F = A \cdot B$	1000			
				$F = A \div B$	1001			
				$F = A \oplus B$	1010			
				$F = \bar{A}$	1011			
				$F = B$	1100			
				$F = \bar{B}$	1101			
				$F = A \& B$	1110			

2BA4 VHDL top-level models

- ▶ The Modified register-file
- ▶ The Functional Unit
- ▶ The two memories
 - ▶ must be implemented as VHDL top-level models and symbols must be created for these components. A schematic should then interconnect these symbols.


14th Lecture, Part II, M. Mancke, Page: 13

2BA4 Block Diagram



Part II, M. Mancke, Page: 14

2BA4 Incomplete Schematic



Mancke, Page: 15