











```
library
use
entity is
Port in std_logic_vector
```

(ALL) Tj1245 0 TD0)TD

