

## Memory-Mapped I/O Devices

- ▶ I/O devices occupying address space
- ▶ For CPU:
  - ▶ To send output: **Write to specific address(es)**
  - ▶ To receive input: **Read from specific address(es)**
  - ▶ To control device: **Write to specific address(es)**
  - ▶ To interrogate device: **Read from specific address(es)**
- ▶ For I/O device to notify CPU:
  - ▶ **Issue interrupt**

## Legacy I/O Devices


- ▶ Key feature of I/O timing:
  - ▶ Much slower than CPU operation
  - ▶ I/O speeds tend not to speed-up as much as CPU speed, given improvements in technology
  - ▶ Weak pressure to improve I/O devices
  - ▶ Strong tendency to use existing (slow) technology
- ▶ Interfacing problem:
  - ▶ Fast CPU <-> slow I/O device

## MC68008 <-> R6551 Interface (1)

- ▶ 68008 provides two special signals:
  - ▶ E (Enable Clock): acts as bus cycle clock
    - ▶ E frequency is 1/10 of the CPU clock frequency.
    - ▶ Duty cycle: 6 low to 4 high
  - ▶ VPA (**V**alid **P**eripheral **A**ddress)
    - ▶ Acts to inform 68008 that I/O access has started.

## MC68008 <-> R6551 Interface (1)



- ▶ Not provide by 68008:
  - ▶ VMA (**V**alid **M**emory **A**ddress):
    - ▶ Acts as address strobe for 6800-series bus cycle.



**2BA4** R6551  
Asynchronous Communications Interface Adapter

- ▶ **ACIA** for short
- ▶ Serial I/O Device
- ▶ Four (1byte) memory addresses used:
  - ▶ Data Register
  - ▶ Status Register
  - ▶ Command Register
  - ▶ Control Register


16<sup>th</sup> Lecture, M. Mancke, Page: 5

**2BA4** ACIA <-> World - Pins (1)

- ▶ **CTS**: Clear To Send (Input)
- ▶ **DCD**: Data Carrier Detect (Input)
- ▶ **DSR**: Data Set Ready (Output)
- ▶ **DTR**: Data Terminal Ready (Output)
- ▶ **RTS**: Request To Send (Output)

16<sup>th</sup> Lecture, M. Mancke, Page: 7



**2BA4** ACIA <-> World - Pins (2)

- ▶ **TxD**: Transmit Data (Output)
- ▶ **RxD**: Receive Data (Input)
- ▶ **RxC**: Receiver Clock (Bidir)
- ▶ **XTLI**: Crystal Clock In (Input)
- ▶ **XTLO**: Crystal Clock Out (Output)

16<sup>th</sup> Lecture, M. Mancke, Page: 8

2BA4


## Interfacing R6551 to World

- ▶ TxD ACIA<sub>1</sub> to TXA
- ▶ TxD ACIA<sub>2</sub> to TXB
- ▶ RxD ACIA<sub>1</sub> to RXA
- ▶ RxD ACIA<sub>2</sub> to RXB
- ▶ Crystal Frequency ÷ 8 to XTLI
- ▶ **CTS, DCD and DSR to GND.**
  - ▶ These must be Active.
- ▶ Rest of "World" pins unconnected.

16<sup>th</sup> Lecture, M. Mancke, Page: 9


2BA4

## TxD and RxD

16<sup>th</sup> Lecture, M. Mancke, Page: 10

2BA4

## Crystal Frequency ÷ 8 to XTLI

16<sup>th</sup> Lecture, M. Mancke, Page: 11

2BA4

## CPU &lt;-&gt; ACIA - Pins

- ▶ D7...D0: Data (Bidir)
- ▶ R/W: Transfer Direction (Input)
- ▶ CS<sub>0</sub>, CS<sub>1</sub>: Chip Select (Input)
- ▶ RS<sub>0</sub>, RS<sub>1</sub>: Register Selects (Input)
- ▶ F<sub>2</sub>: Clock (Input)
- ▶ RES: Reset (Input)
- ▶ IRQ: Interrupt Signal (Pull-Down Output)

16<sup>th</sup> Lecture, M. Mancke, Page: 12