




```
VHDL4 to 1 Line Multiplexer (Page 1)
                   -- 4-to-1 Line Multiplexer: Structural VHDL Description
                   library ieee, lcdf vhdl:
                   use ieee.std_logic_1164.all, lcdf_vhdl.func_prims.all;
                   entity multiplexer_4_to_1_st is
                    port(S: in std_logic_vector (0 to 1);
                        D: in std logic vector (0 to 3):
                         Y: out std logic):
                   end multiplexer _4_to_1_st;
                   architecture structural 2 of multiplexer 4 to 1 st is
                   component NOT1
                    port(in1: in std_logic:
                         out1: out std_logic):
                   end component:
                   component AND3
                    port(in1, in2, in3: in std_logic;
                        out1: out std logic):
                   end component;
                                                      2BA4, 6th HDL Lecture, M. Manzke, Page: 5
```



```
VHDL4 to 1 Line Multiplexer (Page 2)
                    component OR4
                    port(in1, in2, in3, in4: in std_logic;
                         out1: out std logic):
                   end component:
                   signal not_S: std_logic_vector(0 to 1);
                    signal N: std_logic_vector (0 to 3);
                    q0: NOT1 portmap (S(0), not S(0)):
                     g1: NOT1 portmap (S(1), not_S(1));
                     g2: AND3 portmap (not_S(1), not_S(0), D(0), N(0));
                     g3: AND3 portmap (not_S(1), S(0), D(1), N(1));
                     g4: AND3 portmap (S(1), not_S(0), D(2), N(2));
                     g5: AND3 portmap (S(1), S(0), D(3), N(3));
                     g6: OR4 portmap (N(0), N(1), N(2), N(3), Y);
                    end structural 2:
                                                     2BA4, 6th HDL Lecture, M. Manzke, Page: 6
```

```
VHDL 2 to 4 Line Decoder(Page 1)
                 Dataflow
                   -- 2-to-4 Line Decoder: Dataflow VHDL Description
                  librarvieee, lcdf vhdl:
                  use ieee.std_logic_1164.all, lcdf_vhdl.func_prims.all;
                  entity decoder_2_to_4 is
                   port(E, A0, A1: in std_logic;
                        D0, D1, D2, D3: out std_logic);
                  end decoder_2_to_4;
                  architecture dataflow_1 of decoder_2_to_4 is
                   signal not A0, not A1; std logic;
                   not_A0 <= not A0;
                   not_A1 <= not A1;
                    D0 <= not ( not_A0 and not_A1 and E);
                    D1 <= not ( A0 and not_A1 and E);
                    D2 <= not (not_A0 and A1 and E);
                    D3 <= not ( A0 and A1 and E);
                   and dataflow_1;
                                                    2BA4, 6th HDL Lecture, M. Manzke, Page: 8
```





```
4 to 1 Line Multiplexer (Page 1)
Conditional Dataflow (When-Else)

libraryleee;
use leee .std_logic_1164.all;
entity multiplexer_4_to_1_we is
port (S : in std_logic_vector (1 downto 0);
D : in std_logic_vector (3 downto 0);
Y : out std_logic_);
end multiplexer_4_to_1_we;
architecture function_table of multiplexer_4_to_1_we is
begin
Y <= D(0) when S = "00" else
D(1) when S = "01" else
D(2) when S = "10" else
D(3) when S = "11" else
'X';
end function_table;
```