

Combined Done and Error Signaling

- ▶ Want flexible, economical solution.
- ▶ Don't want to decode unused address space.
- ▶ Assume we have n devices:
 - ▶ $\rightarrow n$ chip-selects ($CS_1 \dots CS_n$)


Key Idea

- ▶ Use common circuit to generate Done-Indicator and Bus-Error signals.
- ▶ Want to delay BERR-BAR generation to allow other logic to work.
- ▶ Timing required!


Bus -Error Signal

- ▶ Assign clock cycle count (CCC_i) to each CS_i , chosen to provide correct number of wait-states for the associated device.
 - ▶ CS_1 (ROM) 3 wait states $CCC_1 = 4$
 - ▶ CS_2 (RAM) 1 wait state $CCC_2 = 2$
 - ▶ CS_3 (RAM) 1 wait state $CCC_3 = 2$

CASE 1 -Valid Device



CASE 2 - No Valid Device




BERR is asserted if DTACK isn't for a time interval after AS was asserted.

Bus Error

- ▶ Use CLK as timing signal.
- ▶ Count from 0 when AS is asserted.
- ▶ Assert BERR if timeout count is reached.
- ▶ BERR is unasserted when AS is deasserted.

Idea - Count Clock Cycles

Once AS is asserted.



Count = number of wait-states + 1.
Counting the edges.

Process (1)

1. When AS asserted, start counting CPU clock cycles.
2. If CS_i asserted, but incorrect operation, assert BERR and stop counting.
3. If CS_i asserted and count = CCC_i, then stop counting and set DTACK.

2BA4

Process (2)

4. If count reaches TOUT, assert BERR and stop counting.
5. When AS is removed, clear counter, and remove Done-Indicator and Bus-Error.

15th Lecture, M. Mancke, Page: 9

2BA4


e.g. Assume Address selects device₂:

1. AS asserted -> count = 0
2. Decoding logic asserts CS₂
3. While (count < 5)
 - ▶ { Wait }
4. Assert Done-Indicator, stop counting.

15th Lecture, M. Mancke, Page: 10


2BA4

Clock Cycle Counter

15th Lecture, M. Mancke, Page: 11

2BA4

RAM

15th Lecture, M. Mancke, Page: 12

2BA4

Connecting CPU and RAM

- ▶ RAM similar to ROM
- ▶ Key difference:
 - ▶ Need to use R/W line in some way.
- ▶ CS: (Chip Select)
- ▶ OE: (Output Enable) used to read from RAM
- ▶ WE: (Write Enable) used to write to RAM

15th Lecture, M. Mancke, Page: 13

2BA4

Tutorial (Project Memory Map)

- ▶ 20 address bits
- ▶ Reset @ \$00000
- ▶ 1x8k EEPROM
- ▶ 2x2k RAM
- ▶ 2x4byte I/O devices

15th Lecture, M. Mancke, Page: 14

2BA4

Project Memory Map

Device	Start	End	Size
ROM ₁	\$00000	\$1FFFF	\$2000
RAM ₁	\$40000	\$407FF	\$800
RAM ₂	\$40800	\$40FFF	\$800
IO ₁	\$80000	\$80003	\$4
IO ₂	\$C0000	\$C0003	\$4

15th Lecture, M. Mancke, Page: 15

2BA4

Project Road-Map (1)

- ▶ Phase 0: Halt/Reset and CLK circuitry.
- ▶ Phase 1: CPU & EEPROM (Cheat).
- ▶ Phase 2: + GAL doing "Cheat" wiring.

15th Lecture, M. Mancke, Page: 16

