

2BA4 Basic Computer Architecture


- Computers consist of:
 - Datpath
 - Control unit
- It is designed to implement a particular instruction set.
- The individual instructions are the engineering equivalent of the mathematician's
 - $z = f(x, y)$



2BA4 Opcode - Destination - Operands

- OPCODE**
 - Selects the function
- DESTINATION**
 - Is nearly always a datapath register
- OPERANDS**
 - Usually come from datapath register

2BA4 Instruction Format Examples



2BA4 Instruction Formats

- Where DR, SA \wedge SB point to processor registers in the datapath
- But Operand is itself an immediate operand

2BA4 Memory Module [entity]

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
entity memory is -- use unsigned for memory address
    Port ( address : in unsigned_std_logic_vector(31 downto 0);
          write_data : in std_logic_vector(31 downto 0);
          MemWrite, MemRead : in std_logic;
          read_data : out std_logic_vector(31 downto 0));
end memory;
```

2BA4 Memory Module [architecture]

```
architecture Behavioral of memory is
    type mem_array is array(0 to 7) of std_logic_vector(31 downto 0);
    -- define type, for memory arrays
begin
    mem_process: process (address, write_data)
        -- initialize data memory, X denotes hexadecimal number
        variable data_mem : mem_array := (
            X"00000000", X"00000000", X"00000000", X"00000000",
            X"00000000", X"00000000", X"00000000", X"00000000");
        variable addr: integer
    begin -- the following type conversion function is in std_logic_arith
        addr := conv_integer(address(2 downto 0));
        if MemWrite = '1' then
            data_mem(addr) := write_data;
        elsif MemRead = '1' then
            read_data <= data_mem(addr) after 10 ns;
        end if;
    end process;
end Behavioral;
```

2BA4 Branch

- ▶ Instruction Bit13=1
 - ▶ Jump occurs
- ▶ Instruction Bit13=0
 - ▶ Conditional Branch occurs
 - ▶ Bit11, Bit10 and Bit9
 - ▶ Select the status bit

BC	Status Bit
000	C
001	N
010	V
011	Z
100	C
101	N
110	V
111	Z

2BA4 Jump and Branch

- ▶ PL=1
 - ▶ Jump or Branch, loading the PC
- ▶ PL=0
 - ▶ PC is incremented
- ▶ $PL=1 \wedge JB=0$
 - ▶ Jump
- ▶ $PL=1 \wedge JB=1$
 - ▶ Conditional branch


2BA4 Truth Table BIT15 – BIT13

- ▶ The following operations classification helps with the implementation of the instruction decoder

Instruction Function Type	Instruction Bits			Control Word Bits							
	Bit 15	Bit 14	Bit 13	MB	MD	RW	MW	PL	JB		
ALU function using registers	0	0	0	0	0	1	0	0	X		
Shifter function using registers	0	0	1	0	0	1	0	0	X		
Memory write using register data	0	1	0	0	X	0	1	0	X		
Memory read using register data	0	1	1	0	1	1	0	0	X		
ALU operation using a constant	1	0	0	1	0	1	0	0	X		
Shifter function using a constant	1	0	1	1	0	1	0	0	X		
Conditional Branch	1	1	0	X	X	0	0	1	0		
Unconditional Jump	1	1	1	X	X	0	0	1	1		

13th Lecture, Part II, M. Mancke, Page: 13

2BA4 Instruction Decoder



Mancke, Page: 14

2BA4 Single-Cycle Computer Instruction Example

Operation code	Symbolic name	Format	Description	Function	MB	MD	RW	MW	PL	JB
100010	ADI	Immediate	Add immediate operand	$R[DR] \leftarrow R[SA] + \text{im}(I(29))$	1	0	1	0	0	0
011000	LD	Register	Load memory content into register	$R[DR] \leftarrow M[R[SA]]$	0	1	1	0	0	1
010000	ST	Register	Store register content in memory	$M[R[SA]] \leftarrow R[SB]$	0	1	0	1	0	0
001000	SL	Register	Shift left	$R[DR] \leftarrow \text{sl}(R[SB])$	0	0	1	0	0	1
000110	NOT	Register	Complement register	$R[DR] \leftarrow \neg R[SA]$	0	0	1	0	0	0
110000	BRZ	Jump/Branch	If $R[SA] = 0$, branch to $PC + \text{se}(AD)$	If $R[SA] = 0, PC \leftarrow PC + \text{se}(AD)$ If $R[SA] \neq 0, PC \leftarrow PC + 1$	1	0	0	0	1	0


13th Lecture, Part II, M. Mancke, Page: 15

2BA4 Single-cycle Problem

- ▶ A single-cycle control unit cannot implement:
 - ▶ more complex addressing modes
 - ▶ Composite functions
 - ▶ E.g. Multiplication
- ▶ A single-cycle control unit has long worst case delay path.
 - ▶ Slow clock.


13th Lecture, Part II, M. Mancke, Page: 16

2BA4 Worst Case Delay




13th Lecture, Part II, M. Mancke, Page: 17

2BA4 Multiple-Cycle Microprogrammed Computer



13th Lecture, Part II, M. Mancke, Page: 18

2BA4 Microinstruction Format



13th Lecture, Part II, M. Mancke, Page: 19

2BA4 Control Word Information for Datapath

TD	TA	TB	MB	FS	MD	RW	NA	MS
Select	Select	Select	Select	Code	Code	Select	Select	Select
Register	Register	Register	Register	Function	Function	Write (WR)	Address	Write (WR)
0	0	0	0	$F = A$	0000	No write (NW)	0	0
1	1	1	1	$F = A + 1$	0001	Write (WR)	1	1
2	2	2	2	$F = A + B$	0010			
3	3	3	3	$F = A + B + 1$	0011			
4	4	4	4	$F = A + B$	0100			
5	5	5	5	$F = A + B + 1$	0101			
6	6	6	6	$F = A - 1$	0110			
7	7	7	7	$F = A$	0111			
8	8	8	8	$F = A \cdot B$	1000			
9	9	9	9	$F = A \cdot B$	1001			
10	10	10	10	$F = A \oplus B$	1010			
11	11	11	11	$F = \bar{A}$	1011			
12	12	12	12	$F = B$	1100			
13	13	13	13	$F = w \cdot B$	1101			
14	14	14	14	$F = w \cdot B$	1110			

13th Lecture, Part II, M. Mancke, Page: 20