



Memory M Address

The following address sources are used lo fetch:


15th Lecture, Part II, M. Manzke, Page: 2


This register should be selected through an additional bit control signals:

TD, TA, TB

These control signal are to the left of:

SA, SB, DR





Sequencer Control Fields

15th Lecture, Part II, M. Manzke, Page: 11

MUX S determines whether the CAR is:
Incremented
Loaded

