


Project 2 Microcoded Instruction Set Processor


- ▶ Project 2 in incremental steps
- ▶ modifications are required for tomorrow:
 - ► Increase the number of registers in the registerfile from 8 to 9
 - ► This requires an additional select bit for the two multiplexers (Bus A and Bus B) and the destination decoder. These are separate signals (TD, TA, TB) that are provided by the Control Memory
 - ► The size of the registers in the register-file has to be increased to 16bit (size of instructions)


14th Lecture, Part II, M. Manzke, Page:



- ► Add and test:
 - ► Memory M (512 x 16)
 - ► Control Memory (256 x 28)
- ▶ to your project.
 - ▶ MUX M will feed 16 bit addresses from ether the Bus A or the PC into the Memory M entity but only the 9 least significant address bits will be used to index into the array. This restricts the memory size to 512.

14th Lecture, Part II, M. Manzke, Page:





```
entity control_memory
   entity control_memory is
     Port( MW : out std_logic;
         MM : out std_logic;
         RW : out std_logic;
         MD : out std_logic:
         FS: out std_logic_vector (4 downto 0);
         MB : out std logic:
         TB: out std_logic;
         TA: out std_logic;
         TD: outstd_logic;
         PL: outstd logic:
         PI: out std_logic;
        IL : out std logic:
         MC : out std_logic;
         MS: out std_logic_vector (2 downto 0);
         NA: out std_logic_vector(7 downto 0);
        IN CAR : in std_logic_vector (7 downto 0));
   end control memory:
                                        14th Lecture, Part II, M. Manzke, Page
```

