### Electrical Isolation

nMOS and pMOS (in nWell) on same substrate how do we isolate them electrically ?

 $\triangle 1$ 

Many P-N junctions!

All should be reverse-biased

Use *substrate connections* to keep nWell positive

and keep p-substrate negative.

Just make CCut holes down to nWell/p-substrate?

←1

No — does not work well.


Why not ?

nWell, p-substrate are  $\mathit{lightly\ doped}$  (n-,p- resp.)

nDiff, pDiff are strongly doped (n+,p+ resp.)

# 3BA4—Part II: Lecture 6.1(Electrical Isolation)

 $_{\triangle 1}$  —  $_{-3}$  — of cross-section through nWell inverter showing only diffusion regions, with substrate voltage connections back-annotated.




The rest of the 3BA4 lecture notes are presented in plain text format, with interpersed diagrams, rather than as slides.

#### **Ohmic Contacts**

Metal touching lightly doped Si makes a Diode.

Metal needs to touch highly doped Si to make a non-rectifying, or Ohmic contact.



Power into nWell connects through an nPlus region.

Ground into substrate conects through an pPlus region.

We need to have both nPlus and pPlus inside and outside nWells


This is why we cannot have one diffusion layer (Diff) which we interpret differently according to location (inside or outside nWell).

### Latch-Up

Note: we have pnp structures present

⇒ bipolar transistors are present

Equivalent Circuit:



Feedback loop with transistors of low  $\beta$ .

Circuit can get into permanent, non-functioning, high-current state called "latch-up"


Avoid this with "guard-rings" around nWell, and lots of substrate contacts.

At least one Power and one Ground substrate contact per basic CMOS pullup/pulldown circuit.

3BA4—Part II—Lecture 6.4 \_\_\_\_\_ © May 3, 2000 Andrew Butterfield

Compleat Inverter

Our First Design



#### Transistors Cheap / Wiring Expensive !!


## Design Rules

Geometrical rules ensuring reliable manufacture


"Fuzzy-edged" — could be broken

Enforced rigourously in practice.

Consider a single layer/mask:




Consider mask shapes on two layers:



## Single-Layer Rules

Shapes too narrow



⇒ Minimum Width Rules

Shapes too close



⇒ Minimum (Self-)Separation Rules

"Sticks" Notation

© May 3, 2000 Andrew Butterfield


Visual Shorthand

3BA4—Part II—Lecture 8.1 \_

— exploring design Topology

Replace

wiring rectangles and shapes by lines devices by point symbols



# Stick Design Rules

Poly must cross Diff (and v.v.)



Poly cannot directly contact Diff



CCut and substrate conn. only under Metal1



Diff does not cross nWell boundary



Diff inside nWell means pDiff or pPlus

Diff outside nWell means nDiff or nPlus.

3BA4—Part II—Lecture 8.3 \_\_\_\_\_\_ © May 3, 2000 Andrew Butterfield

## Inverter Stick Diagram

Stick Diagram for Inverter shown previously:

