




Program Counter

- A **Program Counter (PC)** is a register which always holds the memory location of the **next** instruction to be executed.
- The CPU reads the instruction in the memory location specified by the PC.
- It decodes this instruction to determine exactly the operation to be carried out.
- The CPU starts at this point, steps through each instruction until told to stop.
- At this point this point the monitor resumes execution.

4th Lecture, Michael Manzik, Page: 1



Program Counter




4th Lecture, Michael Manzik, Page: 2



Machine Code Execution

1st CYCLE




4th Lecture, Michael Manzik, Page: 3



Machine Code Execution

2nd CYCLE




4th Lecture, Michael Manzik, Page: 4



Machine Code Execution

3rd CYCLE




4th Lecture, Michael Manzik, Page: 5



Machine Code Execution

4th CYCLE



4th Lecture, Michael Manzik, Page: 6



The Fetch-Decode-Execute Cycle Revisited

- Programs consist of sequences of instructions found in consecutive memory locations
- Instructions occupy 1 to 5 words of memory
- Example:
 - `rts` (Return from Subroutine) = 1 word
 - `move #5,D1` = 2 words

4th Lecture, Michael Manzie, Page: 7



More Fetch-Decode-Execute Cycle

When assembled, instructions = 1 **OpCode** (Operation Code) + 0 or more Operations:

`move #5,D1` → 323c 0005

| OpCode | Operand #1 |
|--------|------------|
| 323C | 0005 |

4th Lecture, Michael Manzie, Page: 8



More Fetch-Decode-Execute Cycle

`move #5,D1` → 323c 0005

| OpCode | Operand #1 |
|--------|------------|
| 323C | 0005 |

- The OpCode specifies the type of instruction (e.g. Move data to register D1)
- Operands are what the instruction operates on (e.g. value 5)
- This instruction loads the value 5 into the CPU register D1

4th Lecture, Michael Manzie, Page: 9




How to keep track?

- How does the CPU keep track of where it is, if an instruction has a number of operands?
 - When instructions are decoded the CPU determines the no. of operands (according to the **OpCode**).
 - The **PC** is incremented by 2 bytes for each operand word.

4th Lecture, Michael Manzie, Page: 10



Fetch-Decode-Execute



4th Lecture, Michael Manzie, Page: 11




Simple Overview of the MC6800

- The MC6800/MC68332 CPU has:
 - 8 x 32-bit Data Register, **D1 to D7**
 - 8 x 32-bit Address Register, **A1 to A7**
 - 1 x 32-bit Program Counter, **PC**
 - 1 x 16-bit Instruction Register, **IR**
 - 1 x 16-bit Status Register, **SR**
- During one memory access the CPU can access 1 word (16-bit Data Bus). The PC is 32 bits wide, but only 24 bits are used on the Robot (24-bit Address Bus).

4th Lecture, Michael Manzie, Page: 12



The MC68000 CPU




4th Lecture, Michael Manzie, Page: 13



How is data stored?

- Consider the instruction:
move.l #01020408, \$5000
- Starting @ location \$5000 write out the values of the 4 occupied bytes




4th Lecture, Michael Manzie, Page: 14



How is data stored?

- Consider the instruction:
move.l #01020408, \$5000



4th Lecture, Michael Manzie, Page: 15



Endianess

- Multi-byte data types (word, long-w.) are stored differently on different architectures
 - Big-endian architecture stores the lower bytes (lower addresses) as the most significant bytes
 - M68000/VAX use this approach
 - Little-endian architecture stores the higher bytes (higher addresses) as the most significant
 - x86 use this approach
 - Others but don't bother

4th Lecture, Michael Manzie, Page: 16



Endianess(2)

- Example consider the instruction
move.l #01020408, \$5000
- Look at memory starting @ location \$5000

| | Big | Little |
|--------|------|--------|
| \$5000 | \$01 | \$08 |
| \$5001 | \$02 | \$04 |
| \$5002 | \$04 | \$02 |
| \$5003 | \$08 | \$01 |
| | | |

4th Lecture, Michael Manzie, Page: 17



Endianess(3)

- Example consider the instruction
move.w #0102, \$4000
move.w #0408, \$4002
- Look at memory starting @ location \$4000

| | Big | Little |
|--------|--------|--------|
| \$4000 | \$0102 | \$0201 |
| \$4002 | \$0408 | \$0804 |
| | | |

4th Lecture, Michael Manzie, Page: 18



Endianess(4)

- Endianess doesn't stop with byte ordering!
 - Bit ordering of each byte can be big or little endian!
 - Some architectures can mix and match endianess for byte and bit ordering:
 - Byte little-endian ordering and bit big-endian ordering
 - Byte big-endian ordering and bit little-endian ordering

4th Lecture, Michael Manzie, Page: 19



Origins of 'Endianess'

- John Swift's tale of Gulliver's Travels
 - Major political issue was which end to eat soft-boiled egg's from
 - Lilliputians -little & ?????? -big end
 - Parody on religious wars between Catholic (France)and Protestant (England)

4th Lecture, Michael Manzie, Page: 20