







Simple CPU-Memory Communication

- ▶ CPU and one memory device
- ▶ Address: CPU → MEM
- ▶ Transfer-Direction: CPU → MEM
 - ▶ Read or Write (R/W)
- ▶ Read Data: MEM → CPU
- ▶ Process:
 1. Setup: Address and Transfer Direction
 2. Transfer: Data

Diagram:
Message Sequence Charts (MSC) - WriteDiagram:
Message Sequence Charts (MSC) - Read

Timing Problems

- ▶ Example: 4-bit Address Bus
- ▶ Reading from location 7_{10} (0111_2) and then from location 8_{10} (1000_2).
- ▶ When does one operation end?
- ▶ When does the next start?
- ▶ Problem:
 - ▶ Lines switch at different times and speeds.
 - ▶ Can cause incorrect bus values!



Synchronous Bus Timing

- ▶ SETUP must start before TRANSFER does
- ▶ Certain signals must stay CONSTANT at certain times:
 - ▶ Address, during SETUP
 - ▶ Transfer-Direction, during SETUP
 - ▶ Data, during TRANSFER
- ▶ Devices must respond in time.