



Common Decoding Logic

- ▶ Use $n \cdot 2^n$ decoders to partition memory space into blocks.
- ▶ Decoders subdivide address ranges.
 - ▶ A15, A14, A13 fed into a 2^3 decoder subdivide the 0 to FFFF address space into 8k blocks.
 - ▶ A12, A11, A10 fed into a 2^3 decoders subdivide the 0 to 1FFF address space into 1k blocks.

3-to-8 Address Decoder (A15...A13)







3-to-8 Address Decoder (A12...A10)



Block and Sub-block


- ▶ The use of block and sub-block decoding allows for the generation of Chip Select (CS) signals at sub-block granularity.



AS - DTACK - BERR

- ▶ To prevent BERR being asserted outside the cycle.
- ▶ What is the problem with this implementation?
 - ▶ Probable race between BERR and CS.


Circuit



Relevant Timings:

- ▶ Rule 9:
 - ▶ AS after S2 start: 60ns max
- ▶ Rule 47:
 - ▶ BERR before S4 end: 10ns setup min
 - ▶ Processor examines BERR at S4 end

Timing



For 8MHz clock, worst case delay must be:
 $3 * 62.5ns - (60ns + 10ns) = 117.5ns$