


Register Transfer

- ▶ Describing large-scale processor activity.
- ▶ To discuss digital systems of this scale and level of complexity we need a number of descriptive tools.
- ▶ For example:
 - a) Circuit schematics highlight the circuit components and their connectivity.


Transfer from R1 to R2 when $K_1=1$

Circuit Schematic



Timing Diagram


- b) Timing diagrams highlight the detailed time sequence of transfer between registers.



The transfer $R2 \leftarrow R1$ occurs at the end of K_1

State Diagram

- c) State diagrams highlight the modes of operation and their control




When the system is synchronous we normally omit the clock specification.

i.e. $K_1 \overline{K_1} \cdot \text{CLOCK} \uparrow$

2BA4 Register Transfer Specification

- Source Register
- Destination Register
- Operation to be applied
- Condition or control function under which the transfer will occur.
 - We assume synchronous operation and omit the clock



2nd Lecture, Part II, M. Mancke, Page: 5

2BA4 Building Register-Transfer statements

Symbol(s)	Description	Examples
Letters and Numerals	Denote Registers	AR, DR, R2, IR
Parentheses	Denote sections of Registers	R2(9), AR(2), R1(7:0)
Arrow	Denotes data transfer	R1 ← R2 IR ← DR
Comma	Separates simultaneous transfers	R1 ← R2, R3 ← AR
Square brackets	Denote memory addressing	DR ← M[AR] /* a read M[AR] ← DR /* a write

2nd Lecture, Part II, M. Mancke, Page: 6

2BA4 VHDL and RTL

Operation	RTL	VHDL
Combinational Assignment	=	≤ (concurrent)
Register Transfer	←	≤ (concurrent)
Addition	+	+
Subtraction	-	-
Bitwise AND	∧	and
Bitwise OR	∨	or
Bitwise XOR	⊕	xor
Bitwise NOR	-	not
Shift left (logical)	sl	sll
Shift right (logical)	sr	srl
Vector/Register	A(3:0)	A(3 downto 0)
Concatenation		&

2nd Lecture, Part II, M. Mancke, Page: 7

2BA4 Micro-Operation

- A micro-operation is an operation which can be accomplished within a small number of gate propagation delays upon data stored in adjacent registers and memory.
- Those commonly encountered in digital systems divide naturally into four groups
 - Transfer or identity micro-ops copy data, e.g. R1 ← R2, DR ← M[AR]
 - Arithmetic micro-ops provide the elements of arithmetic, e.g. R0 ← R1 + R2
 - Logic micro-ops provide per bit operation, e.g. R1 ← R2 or R2
 - Shift micro-ops provide bit rotations, e.g. R1 ← sr R2, R0 ← rol R1

2nd Lecture, Part II, M. Mancke, Page: 8




Arithmetic Micro-ops

- These are operations which can be accomplished with a full-adder, which, with **carry lookahead** logic, can be made to deliver a substantial result, e.g. 64-bit in just a few gate delays.




Carry Lookahead Adder



CLA

- Let R0, R1, R2 be n-bit Register and consider what can be done with an n-bit CLA (carry lookahead adder)



Conditioned use of CLA

- By conditioning what arrives at A, B, C_i we can achieve:

Symbolic micro-op	CLA Inputs A	B	C	Function S
R0 ← R1 + R2	R1	R2	0	Addition
R0 ← R1 - R2	R1	R2	1	Subtraction
R0 ← R1 + 1	R1	0...0	1	Increment
R0 ← R1 - 1	R1	1...1	0	Decrement
R0 ← ~R2	0...0	R2	0	1's Complement
R0 ← -R2	0...0	R2	1	2's Complement

