

## Logic Families (RTL & TTL)

- ▶ **RTL** **R**esister-**T**ransistor-**L**ogic
  - ▶ This technology is outdated
- ▶ **TTL** **T**ransistor-**T**ransistor-**L**ogic
  - ▶ Classic 74-series
  - ▶ high power consumption
  - ▶ Low noise margins
  - ▶ 5/3V...0V power supply


## Logic Families (CMOS & ECL)

- ▶ **CMOS** **C**omplementary **M**etal-**O**xide **S**emiconductor
  - ▶ Low power consumption
  - ▶ High noise margins
  - ▶ Switching levels depend on the supply voltage
- ▶ **ECL** **E**mitter **C**oupled **L**ogic
  - ▶ Extremely fast, very high power consumption.
  - ▶ Small voltage swing, typically 0.8 volts, from -0.8 to -1.6


## Hybrid Families & TTL Compatible

- ▶ **Hybrid Families**
  - ▶ E.g. 74C or 74HC
  - ▶ These devices work with CMOS logic
- ▶ **TTL Compatible**
  - ▶ Some device use CMOS internally and TTL logic converters for the input and output pins.
  - ▶ This means that these devices operate at TTL switching levels and can be mixed with TTL families.
  - ▶ Many project devices are TTL compatible:
    - ▶ MC68008 Microprocessor
    - ▶ R6551
    - ▶ EPROM
    - ▶ SRAMs


## V<sub>CC</sub>, GND, TTL Switching Levels




## TTL Input and Output Signals



## Noise Margins (TTL)



## Signal Noise



## Clocking Requirements

- Need:
  - Timing signals for synchronization
- Problems:
  - Frequency range.
  - Stability (Steady clock).
  - Clock edge quality.


## Clocking Requirements Solution

- ▶ Solution:
  - ▶ Crystal clock oscillator.
    - ▶ Piezo electricity.
    - ▶ Mechanical pressure <-> electric voltage.
  - ▶ Pin:
    - ▶ CLK (input)


## 68008 Clocking

- ▶ Pin:
  - ▶ CLK (input)
- ▶ Frequency Range:
  - ▶ 2MHz...8MHz
- ▶ Stability:
  - ▶ No data - not an issue for us
- ▶ Clock-Edge Quality:
  - ▶ Rise and Fall Times  $\leq 10\text{ns}$

## Rise Time



## Various Definition of Rise Time



2BA4

## Clock Generation Circuit

