






Timing of Data Transfer Timing of Data Transfers is different for read and write. DS during WRITE If asserted, CPU has put valid steady data on the bus for writing to MEM. DS during READ If asserted, CPU is ready to accept data from MEM.

















Project Procedures Notebooks: Lab book Hardback A4 - 1 per person Documentation - Keep it up-to-date Handwritten Mentor Graphics Schematic can be copied, but must be credited. A "Technical Diary" Someone else should be able to reproduce your work Main basis for assessment.