


One Flip-Flop per State

- ▶ Alternative Design
 - ▶ A flip-flop is assigned to each state
 - ▶ Only one flip-flop may be true
 - ▶ Each flip-flop represents a state
- ▶ The next four slides give:
 - ▶ Symbol substitution rules that:
 - ▶ Change an ASM chart into:
 - ▶ A sequential circuit with one flip-flop per state.

State Box Transformation -> D flip-flop



Decision Box Transformation -> Demultiplexer




Junction Box Transformation -> OR gate



- ▶ The previous three transformations may be used to transform the sequencing part of a ASM chart into a circuit with one flip-flop per state


2BA4 Sequencing Part of ASM Chart



11th Lecture, Part II, M. Mancke, Page: 5


2BA4 Conditional Output Box Transformation

- Control output is generated by:
 - Attaching Control line in the right location
 - Adding output logic
 - The Original ASM is used for the control




11th Lecture, Part II, M. Mancke, Page: 6

2BA4 Binary Multiplier ASM



Lecture, Part II, M. Mancke, Page: 7

2BA4 Binary Multiplier Diagram



11th Lecture, Part II, M. Mancke, Page: 8

Transformation

► Replace:


1. State boxes with D flip-flops
2. Decision boxes with Demultiplexers
3. Junctions with OR gates
4. Add output signals

► Use table on the following slide

Control Signals for Binary Multiplier

Block Diagram Module	Microoperation	Control Signal Name	Control Expression
Register A:	$A \leftarrow 0$	Initialize	IDLE · G
	$A \leftarrow A + B$	Load	MUL0 · Q ₀
	$C[A]Q \leftarrow sr \ C[A]Q$	Shift_dec	MUL1
Register B:	$B \leftarrow IN$	Load_B	LOADB
Flip-Flop C:	$C \leftarrow 0$	Clear_C	IDLE · G + MUL1
	$C \leftarrow C_{out}$	Load	—
Register Q:	$Q \leftarrow IN$	Load_Q	LOADQ
	$C[A]Q \leftarrow sr \ C[A]Q$	Shift_dec	—
Counter P:	$P \leftarrow n - 1$	Initialize	—
	$P \leftarrow P - 1$	Shift_dec	—

Binary Multiplier Control Unit One Flip-Flop per State



Binary Multiplier (VHDL)

Entity

```
-- Binary Multiplier with n = 4: VHDL Description
-- See Figures 8-6 and 8-7 for block diagram and ASM Chart
-- in Mano and Kime
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
entity binary_multiplier is
    port (CLK, RESET, G, LOADB, LOADQ: in std_logic;
          MULT_IN: in std_logic_vector (3 downto 0);
          MULT_OUT: out std_logic_vector (7 downto 0));
end binary_multiplier;
```



Binary Multiplier (VHDL)

architecture

```
architecture behavior_4 of binary_multiplier is
    type state_type is (IDLE, MUL0, MUL1);
    signal state, next_state : state_type;
    signal A, B, Q: std_logic_vector(3 downto 0);
    signal P: std_logic_vector(1 downto 0);
    signal C, Z: std_logic;

begin
    Z <= P(1) NOR P(0);
    MULT_OUT <= A & Q;
```



Binary Multiplier (VHDL)

state_register: process (CLK, RESET)

```
begin
    if (RESET = '1') then
        state <= IDLE;
    elsif (CLK'event and CLK = '1') then
        state <= next_state;
    end if;
end process;
```



Binary Multiplier (VHDL)

next_state_func: process (G, Z, state)

```
begin
    case state is
        when IDLE =>
            if G = '1' then
                next_state <= MUL0;
            else
                next_state <= IDLE;
            end if;
        when MUL0 =>
            next_state <= MUL1;
        when MUL1 =>
            if Z = '1' then
                next_state <= IDLE;
            else
                next_state <= MUL0;
            end if;
    end case;
end process;
```



Binary Multiplier (VHDL)

datapath_func: process (CLK) Part 1

```
datapath_func: process (CLK)
    variable CA: std_logic_vector(4 downto 0);
begin
    if (CLK'event and CLK = '1') then
        if LOADB = '1' then
            B <= MULT_IN;
        end if;
        if LOADQ = '1' then
            Q <= MULT_IN;
        end if;
    end if;
```



Binary Multiplier (VHDL)

datapath_func: process (CLK) Part 2

```
case state is
when IDLE =>
    if G = '1' then
        C <= '0';
        A <= "0000";
        P <= "11";
    end if;
when MUL0 =>
    if Q(0) = '1' then
        CA := ('0' & A) + ('0' & B);
    else
        CA := C & A;
    end if;
    C <= CA(4);
    A <= CA(3 downto 0);
when MUL1 =>
    C <= '0';
    A <= C & A(3 downto 1);
    Q <= A(0) & Q(3 downto 1);
    P <= P - '01';
end case;
end if;
end process;
end behavior;
```