
Symbol substitution ru 21 4Dn: 4c4.6w chart ir A sequential circuit with







```
architecture

architecture of is
type is
signal
signal std_logic_vector downto
signal logic_vector downto
signal std_logic
begin

NOR
```

