

3-to-8 Address Decoder (A12...A10)

Block and Sub-block

## To prevent BERR being asserted outside the cycle. What is the problem with this implementation? Probable race between BERR and CS.