





## Register File

Top-level VHDL ([port maps 1](#))

```
begin
-- port maps ;-)
-- register 0
```

level port 3.5ster Top port (-) maps -0.1.8 0 rg\_0.1852 Tc (- 0 023 0 T(muxTc 0 1 Tw (-) T -02648 0 rg\_o

port maps 3

– 2 to 1 Data source multiplexer