



Concurrent Signal Assignment Statements (CSAs) Digital systems operate with concurrent signals Signals are assigned values at a specific point in time. VHDL uses signal assignment statements Specify value and time Multiple signal assignment statements are executed concurrently Concurrent Signal Assignment Statements (CSAs)

2BA4, 3rd HDL Lecture, M. Manzke, Page: 1














2BA4, 3rd HDL Lecture, M. Manzke, Page: 5



















Signals and Time A concurrent signal assignment statement (CSA) sum <= (xxory) after 5 ns; In a more general form: signal <= value expression after time expression; In the example, if x ory change its value the sum will be assigned the result of the (x xor y) evaluation after 5 ns. The Time-Value pair represents the future value of the signal. Also called transaction.



Multiple Signal Transactions It is possible to specify the following: \$1 <= (x xory) after 5 ns, (xory) after 10 ns, (not x) after 10 ns; After one of the signals changed all three waveform elements will be evaluated and scheduled according to their after specification. The simulation keeps an ordered list of all transactions scheduled for a particular signal. The scheduled transactions are also known as: Projected output waveform





Resolved Type Declaration

- ▶ A shared signal must be declared as a resoled type.
- ▶ The previous examples used unresolved types:

```
std_ulogic_vector (7 downto 0);
std_ulogic;
```

► The following declaration will make these signal types resolved:

```
std_logic_vector (7 downto 0);
std_logic;
```

2BA4, 3rd HDL Lecture, M. Manzke, Page: 17

