

## CSA vs. Conditional Signal Assignment

- Concurrent Signal Assignment Statements are suitable for describing gate-level circuits.
- ► Models for higher level abstraction are difficult to express with Concurrent Signal Assignment Statements.
- ► Higher level abstraction models are required for multiplexors, decoders ...
- ► VHDL provides Conditional Signal Assignment statements for these situations.

2BA4, 4th HDL Lecture, M. Manzke, Page: 1



# 4 to 1 - 8bit Multiplexor


```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity mux4 is
Port (in0, in1, in2, in3: in std_logic_vector (7 downto 0);
s0, s1: in std_logic;
z: out std_logic_vector (7 downto 0));
end mux4;

architecture behavioural of mux4 is
begin
z <= in0 after 5ns when s0 = `0` and s1 = `0` else
in1 after 5ns when s0 = `0` and s1 = `1` else
in2 after 5ns when s0 = `1` and s1 = `0` else
in3 after 5ns when s0 = `1` and s1 = `1` else
"000000000" after 5ns;
end behavioural;
```



#### Conditional Signal Assignment

- ▶ In the 4to1 8bit multiplexor example:
- ▶ If S1 or S2 changes the concurrent assignment statement is executed.
  - ▶ All four conditions may be checked.
- ▶ The order is relevant.
- ► The evaluation takes place in the order that they appear.
- ▶ The first true condition determines the output.
- ► The order should reflect the physical implementation.





### 4 to 2 - Priority Encoder

```
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity four_to_two_priority is
   Port (SO, S1, S2, S3: in std_logic;
        Z: out std_logic_vector(1 downto 0));
end four_to_two_priority;

architecture Behavioral of four_to_two_priority is begin
   Z <= "00" after 5 ns when S0='1' else
        "01" after 5 ns when S1='1' else
        "10" after 5 ns when S2='1' else
        "11" after 5 ns when S3='1' else
        "00" after 5 ns;
end Behavioral;
```


library IEEE:


2BA4, 4th HDL Lecture, M. Manzke, Page: 5





#### Conditional Signal Assignment


- ► The order in the conditional signal assignment statement in the 4 to 2- Priority Encoder example is important.
- ▶ Note in the example:
  - ▶ The last statement set the output to zero.
  - ► This is necessary because the select signals can have values other than '1' and '0'.
  - ► This is the case because the select signals are declared as std\_logic and std\_logic\_vector.
















### Selected Signal Assignment

- Similar to case statement in conventional languages.
- ► Choices are not evaluated in sequence.
- ► Only one must be true.
- ► The statement must cover all possible combinations.
- ► The others clause must be used in situation were not all possible combinations are covered by the select statement.

2BA4, 4th HDL Lecture, M. Manzke, Page: 13



## reg3 after 5 ns when others;

- In the second select statement operates on a subset of the address range (addr2 (1 downto 0)).
- ► The when others clause is still required because addr2 is declared as std\_logic\_vector and can therefore take 9 values.
- ▶ unaffected is may also be used in this type of statement.