

## 2BA4 Multiple-Cycle Design


- ▶ The Multiple-Cycle Implementation demonstrates the use of a single memory for:
  - ▶ Data
  - ▶ Instruction
- ▶ This design is also used to show the implementation of more complex instructions

## 2BA4 Memory M Address



- ▶ The following address sources are used to fetch:
  - ▶ Instructions -> PC Program Counter Register (16bit)
  - ▶ Data -> Bus A (16bit)
- ▶ MUX M selects between the two address sources through the MM control signal

## 2BA4 PC - Bus A - MM




## 2BA4 Temp Register



- ▶ Instructions are executed over multiple clock cycles
- ▶ This requires an additional register
  - ▶ R8 for temporary storage
- ▶ This register should be selected through an additional bit control signals:
  - ▶ TD, TA, TB
- ▶ These control signal are to the left of:
  - ▶ SA, SB, DR (from IR register)

## 2BA4 TD||DR -TA||SA - TB||SB



t II, M. Mancke, Page: 5

## 2BA4 IR Instruction Register



- Instructions must be held in an register during the execution of multiple micro-ops
- The IR is only loaded if an instruction is fetched from memory M
  - The IR has an load enable control signal IL
  - This signal is part of the control word

15<sup>th</sup> Lecture, Part II, M. Mancke, Page: 6


## 2BA4 PC Program Counter Register



- The PC only increments if an instruction is fetched from memory M
- The control word has two bits that determine the PC modifications:
  - PI - increment enable signal
    - $PC \leftarrow PC + 1$
  - PL - PC load signal
    - $PC \leftarrow PC + se\ AD$


15<sup>th</sup> Lecture, Part II, M. Mancke, Page: 7

## 2BA4 IR - IL - PC - PI - PL



II, M. Mancke, Page: 8

## 2BA4 Next Address Logic



- ▶ The **CAR** Control Address Register selects the control word in the 256x 28 control memory
- ▶ The next logic (**MUX S**) determines whether **CAR** is incremented on loaded.
  - ▶ Controlled with **MS**
- ▶ The source of the loaded address is determined by **MUX C**
  - ▶ Selected by **MC**

## 2BA4 Next Address Field




- ▶ The sources for the multiplexer can be:
  - ▶ Contents of the 8 bit **NA** Next Address field
  - ▶ 7 bit from the opcode field in the **IR**
- ▶ An opcode loaded into the **CAR** points to:
  - ▶ Microprogram in Control Memory
  - ▶ This program implements the instruction through the execution of micro operations
- ▶ **MUX S** determines whether the **CAR** is:
  - ▶ Incremented
  - ▶ Loaded

## 2BA4 Sequencer Control Fields

	MS	MC	IL	PL
Action	Symbolic Notation	Code	Symbolic Notation	Code
Increment CAR	CNT	000	NA	NKA
Load CAR	NXT	001	Opcode	OPC
If C = 1, load CAR; else increment CAR	BC	010	No load	NLI
If T = 1, load CAR; else increment CAR	BT	011	No load	INP
If Z = 1, load CAR; else increment CAR	BZ	100	No load	NLP
If N = 1, load CAR; else increment CAR	BN	101	No load	LDP
If C = 0, load CAR; else increment CAR	BNC	110		
If Z = 0, load CAR; else increment CAR	BNZ	111		

## 2BA4 NA - MS - MC





## Microprogram ASM

