

## VHDL4 Declaration Details


- ► Blue bold type denotes VHDL reserved keywords (entity, port, ...)
- ► VHDL is not case sensitive


  ► Half-adder = HALF-ADDER
- ► Ports define the input and output of the the design entity
- ▶ Ports are signals that enable communication between the design entity and other entities.
- ▶ Port signals must declare their types.


2BA4, 2<sup>nd</sup> HDL Lecture, M. Manzke,Page: 9

## I EEE 1164 Signals Values U Uninitialised X Forcing Unknown 0 Forcing 0 1 Forcing 1 Z High Impedance W Weak Unknown L Weak 0 H Weak 1 - Don't Care

## Port Declaration Signal types defined in the VHDL language bit Represents a single-bit signal bit\_vector Represents a vector of signal of type bit Bit and bit\_vector are only two out of several other VHDL data types.








```
This example uses std_logic_vector(7 downto 0);

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity mux is
Port (10: in std_logic_vector(7 downto 0);
11: in std_logic_vector(7 downto 0);
12: in std_logic_vector(7 downto 0);
13: in std_logic_vector(7 downto 0);
Sel: in std_logic_vector(1 downto 0);
Z: out std_logic_vector(7 downto 0));
end mux;
```



```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity half_adder is
Port (x,y:in std_logic;
sum,carry:out std_logic);
end half_adder;

architecture concurrent_behavior of half_adder is
begin
sun <= (x xor y) after 5 ns;
carry <= (x and y) after 5 ns;
end concurrent_behavior;
```