

Logic Simulation

- Introduction
- Simulation Models
- Logic Simulation Techniques
 - Compiled-code simulation
 - Logic Optimization
 - Logic Levelization
 - * Code Generation
 - Event-driven simulation
 - Parallel Simulation
- Issues of Logic Simulations
- Conclusions




Compiled-Code Simulation

- Translate circuit into sequence of codes
 - Execute codes = run logic simulation



How to Compile Code?




(WWW Fig. 3.12)

Logic Optimization

- Simplify logic before generating codes
- Shorten code length and simulation time
- **Example (WWW Fig. 3.13)**


(e)

before optimization after optimization (a) (b) (c) (d)



Logic Levelization

- Levelization: order gate in sequence such that
 - a gate won't be evaluated until
 - all its driving gates have been evaluated




correct

```
while{true} do
read(A,B,C);
E□OR(B,C);
H AND(A,E);
J□NOT(E);
K NOR(H,J);
end
```


wrong

```
while{true} do
read(A,B,C);
H AND(A,E);
E OR(B,C);
J NOT(E);
K NOR(H,J);
end
```




(b) Code generation flow


Levelization Ensures Correct Order



step	Α	В	С	G ₁	G ₂	G ₃	G ₄	Q <front, back=""></front,>
0	0	0	0					<g<sub>2, G₁></g<sub>
1	0	0	0					<g<sub>1, G₂> put G₂ back</g<sub>
2	0	0	0	1				<g<sub>2, G₂, G₃></g<sub>
3	0	0	0	1	2			<g<sub>2, G₃, G₄></g<sub>
4	0	0	0	1	2			< G ₃ , G ₄ , G ₄ > why? FFT
5	0	0	0	1	2	2		<g<sub>4, G₄, G₄></g<sub>
6, 7, 8	0	0	0	1	2	2	3,	<>

Quiz






step	Α	В	С	G ₁	G ₂	G_3	G_4	Q <front, back=""></front,>
0	0	0	0					<g<sub>1, G₂, G₃></g<sub>
1								
2								
3								
4								
5								
6								

Code Generation

- High-level code (like C)
 - Portable, easy debug
 - Need compilation every time circuit changed
- Machine code
 - © Fast to run
 - Not portable, hard to debug
- ③ Interpreted code (at run time, codes are interpreted and executed)
 - Portable, easy debug
 - Slower than machine code



(b) Code generation flow

```
while{true} do
read(A,B,C);
E□OR(B,C);
H AND(A,E);
J□NOT(E);
K NOR(H,J);
end
```

Summary


- Compiled-code simulation: convert gates into codes for evaluation
 - Optimization: simplifies logic
 - Levelization: sort gates in order (i.e. topological sort of graph)
 - Code generated: 1.high-level, 2.machine, 3.interpreted

Pros

- Simple to implement
- Can speed-up by parallelism
 - * see parallel simulation

8 Cons


- Only cycle-based accuracy, no timing (zero gate delay)
- Need to evaluate whole circuit even only small portion changed
 - * see event-driven simulation



step	Α	В	С	G ₁	G ₂	G ₃	G ₄	Q <front, back=""></front,>
0	0	0	0					<g<sub>2, G₁></g<sub>
1	0	0	0					<g<sub>1, G₂></g<sub>
2	0	0	0	1				<g<sub>2, G₂, G₃>why G₂ again?</g<sub>
3	0	0	0	1	2			<g<sub>2, G₃, G₄></g<sub>
4	0	0	0	1	2			<G ₃ , G ₄ , G ₄ $>$ why G ₄ again?
5	0	0	0	1	2	2		<g<sub>4, G₄, G₄></g<sub>
6, 7, 8	0	0	0	1	2	2	3	<>

FFT

- Q:How to levelize SR latch?
 - with feedback




Appendix: Logic Symbols

- IEEE logic symbols: rectangular shape v.s. distinctive shape
- AND



Or



inverter

