








TITLE: Bravo V1.0-M3-Memory

Sheet: 1/2



Logic circuit design derived from Minimal 1.5 project by Carston Herting (Slu4).  
<http://minimal-cpu-system.boards.net>  
Some modifications has been made.  
License: CC BY-NC-SA 3.0  
[creativecommons.org/licenses/by-nc-sa/3.0/deed.en](http://creativecommons.org/licenses/by-nc-sa/3.0/deed.en)

TITLE: Bravo V1.0-M3-Common

REV: 1.0



Company:

Sheet: 2/2

Date: 2021-11-23

Drawn By: Kaveh Majidi (CONFIG IOI)