
















V 1.1
 - Remapped ICM_CS and exposed CAM_Control PIN
 - Changed some solder mask

A







Title		
Size	Number	Revision
A4		
Date: 07.11.2017	Sheet of	
File: C:\Users\.\mcu.SchDoc		Drawn By:

1

2

3

4



Title _____

Size	Number	Revision
A4		
Date: 07.11.2017	Sheet of	
File: C:\Users\.\mems.SchDoc		Drawn By:




1

2

3

4

A



D

Title

Size

A4

Number

Revision

Date: 07.11.2017

Sheet of

File: C:\Users\...\osd.SchDoc

Drawn By:

A

B


C

D

A



A

VIn — TP2
 5V — TP3
 3V3 — TP4
 3V3_MEMS — TP5
 GND — TP6



B

B



5V — VCAM
 R23

Title

Size

A4

Number

Revision



Date: 07.11.2017

Sheet of

File: C:\Users\.\powersupply.SchDoc

Drawn By:

A




Title		
Size	Number	Revision
A4		
Date: 07.11.2017	Sheet of	
File: C:\Users\...\usd.SchDoc		Drawn By:


A


B


C

D










Design Rules Verification Report

Filename : C:\Users\Public\Documents\Altium\Projects\DUCKF4 V2 (small sd)\PCB1.CSPcbDoc


Warnings 0


Rule Violations 0


Warnings	
Total	0
Rule Violations	
Short-Circuit Constraint (Allowed=No) (All),(All)	0
Un-Routed Net Constraint ((All))	0
Clearance Constraint (Gap=0.16mm) (All),(All)	0
Power Plane Connect Rule(Direct Connect)(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm)	0
Width Constraint (Min=0.16mm) (Max=0.8mm) (Preferred=0.2mm) (All)	0
Height Constraint (Min=0mm) (Max=25.4mm) (Preferred=12.7mm) (All)	0
Unpoured Polygon (Allow unpoured: False)	0
Width Constraint (Min=0.16mm) (Max=1mm) (Preferred=0.2mm) (InNet('5V'))	0
Total	0




Boards





















A




B




C



Cannot open file
 \Mac\Home\Desktop\Screen Shot
 2017-02-21 at 12.39.57.png



D



Title		
Size	Number	Revision
A4		
Date: 07.11.2017	Sheet of	
File: C:\Users\.\connectors.SchDoc		Drawn By:













1

2

三

4

V 1.1
- Remapped ICM_CS and exposed CAM_Control PIN
- Changed some solder mask







Title		
Size A4	Number	Revision
Date:	07.11.2017	Sheet of
File:	C:\Users\...\mcu.SchDoc	Drawn By:

1

2




2

4



Title		
Size A4	Number	Revision
Date:	07.11.2017	Sheet of
File:	C:\Users\...\mems.SchDoc	Drawn By:

A



Title		
Size	Number	Revision
A4		
Date: File:	07.11.2017 C:\Users\...\osd.SchDoc	Sheet of Drawn By:

A

B


C

D

A



A

VIn — TP2
 5V — TP3
 3V3 — TP4
 3V3_MEMS — TP5
 GND — TP6



B

B





5V — VCAM
 R23

D

D

Title		
Size	Number	Revision
A4		
Date: File:	07.11.2017 C:\Users\.\powersupply.SchDoc	Sheet of Drawn By:

A



Title		
Size	Number	Revision
A4		
Date: 07.11.2017	Sheet of	
File: C:\Users\...\usd.SchDoc		Drawn By:

