
#### SB3 MP1 Report

Machine Project 1 is an embedded systems design lab with the goal of implementing and deploying a Positional Pulse Modulation (PPM) detection and generate circuit on a Zedboard FPGA using VHDL. This custom circuit had to be able to detect an incoming PPM signal from an HA-T6A RC controller and generate an identical signal. The final project features a C program that allows users to switch between a hardware relay mode, which relays the HA-T6A raw input, and a software relay mode, which relays the generated PPM output. This C program also allows users to debug the PPM detection circuit, record and play controller inputs for UAV flight, and ease flight controls through a filter mode.

This report covers the work of section B3 of CPRE 488 and highlights the differences between subsections



### In your writeup, describe your experiences in practicing controlling the quad.


We found that flying the drone wasn't too hard, but rather, the hardware was the most problematic part of controlling the quadcopter. Trying to learn how to fly the drone with multiple quadcopters that had broken motors or battery problems turned out to be quite a task. Even at max throttle, most batteries we used couldn't lift the drone off the ground. It also took us too

long of a time to realize that the trim of our right joystick was too high, preventing us from moving backward or keeping the drone stable.

We also noticed that the trim values needed to be adjusted on almost every drone to make them hover properly. Though it took some time to fine-tune the trim, it allowed us to control the drones much easier.

# In your writeup, describe the PPM signals. What do each of the channels correspond to, and what are their minimum and maximum ranges? What is the total length of the individual PPM frames, and what is the minimum length of the idle pulse?

We were able to probe the HK-T6A controller with the Picoscope. Analysing the PPM wave form generated by the controller, we inferred the following;



From this observation, we measured the channels, interchannels, and overall frame. In general, we found that the interchannels were consistently around 400 us, the overall frame was roughly 20 ms, and each channel had a maximum pulse width of about 1.1 ms and a minimum pulse width of about 600 us. With all channels set to their maximum width, we would see an minimum idle pulse of 11 ms.

Testing the controls, we found that each of the channels corresponded to the following controls:

CH1: Right joystick (Horizontal)

CH2: Right joystick (Vertical)

CH3: Left joystick (Vertical)

CH4: Left joystick (Horizontal)

CH5: Pit TrimCH6: HOV Pit


## Based on the ZedBoard documentation and your oscilloscope measurement of the trainer port, what concerns do you have about making this connection?

The only real issue was VCC mismatch between the two systems - the HA-T6A controller had a 5V VCC but the Zedboard had a 3.3V VCC. To avoid frying the Zedboard, we were provided a Sparkfun Logic Level Converter which down stepped from 5V to 3.3V and upstepped from 3.3V to 5V.

## In your write up, provide a structural diagram of the axi\_ppm design, from the top-level AMBA AXI interface down to where you user logic will reside.

Attached below is a figure that represents the structure of our custom AMBA AXI4-Lite IP for the axi\_ppm design for subsection A. At the highest level, we instantiated our RTL for our PPM capture and generate FSMs. We also created probes that were accessible by ILAs on the main design. However, it should be noted that the probes were removed once the AXI was functioning as expected. Additional signals were used to connect the FSM outputs and inputs to the AXI slave instantiation. In the slave, FSM inputs are relayed to their respective slave registers, which in turn are configured to be accessed by software. An additional mux was described to switch between software and hardware relay modes.

It should be noted that subsection B deviated in this design by instantiating their PPM capture and generate FSMs in the slave instantiation instead of at the top level. In hindsight, we believe this was the better approach as it eliminated the need for excess signals at the top level.



How does an address on the AMBA bus generate a read or write enable signal for the slave registers in your design, and how will your PPM state machine get access to the IP core's Memory Mapped registers?

Address decoding

The design uses address bits [ADDR\_LSB+OPT\_MEM\_ADDR\_BITS:ADDR\_LSB] to select which register to access:

- ADDR\_LSB is set to (C\_S\_AXI\_DATA\_WIDTH /32) + 1, which is typically 2 for 32-bit buses (addressing by words)
- OPT\_MEM\_ADDR\_BITS is set to 3, allowing for 16 registers ( $2^4 = 16$ )

The AMBA AXI IP is connected to the Zynq processor on the main design through an AXI interconnect. This connection allows for a base address to be mapped for the IP which enables software access to the 16 slave registers (slv\_reg) instantiated in the slave AXI. In order to access the individual slave registers, we had to introduce an appropriate offset to the address. In our case, it was + 0x4 per register. We believed this to be the case as the slave register sizes were set to 32 bits, or 4 bytes. So, for our design, since the base address for the AXI IP was 0x43C00000, our subsequent registers were mapped as such;

```
slv_reg0 = 0x43C00000
slv_reg1 = 0x43C00004
slv_reg2 = 0x43C00008
...
slv_regX = 0x43C00000 + (4 * X)
```

For example, with a 32-bit data bus, the design decodes address bits [5:2] to select among the 16 registers. The decoded value creates a 4-bit index (b"0000" to b"1111") that selects registers slv reg0 through slv reg15.

✓ How does the PPM state machine get access to the IP core's Memory Mapped registers:

#### **Write Enable Process**

In AXI, a write transaction requires both address and data channels to be valid. The design generates a write enable signal (slv\_reg\_wren) when all the following conditions are met:

- 1. The slave is ready to accept a write address ( axi\_awready = '1')
- 2. The master is presenting a valid write address ( S\_AXI\_AWVALID = '1')
- 3. The slave is ready to accept write data ( axi\_wready = '1')
- 4. The master is presenting valid write data ( S\_AXI\_WVALID = '1')

This is implemented in the code with:

```
slv_reg_wren <= axi_wready AND S_AXI_WVALID AND axi_awready AND S_AXI_AWVALID;</pre>
```

When this signal is asserted, the design decodes the address to determine which register to write to:

- 1. The address comes from axi\_awaddr, which latches the AXI address S\_AXI\_AWADDR when a valid address is presented
- 2. The address is decoded by extracting the relevant bits:

```
loc_addr := axi_awaddr(ADDR_LSB + OPT_MEM_ADDR_BITS DOWNTO ADDR_LSB);
```

- A CASE statement selects the appropriate register based on the decoded address
- 4. Write strobes (S\_AXI\_WSTRB) enable byte-level granularity for writes

#### **Read Enable Process**

The read enable signal ( slv\_reg\_rden ) is generated when:

- 1. The slave is ready to accept a read address ( axi\_arready = '1')
- 2. The master is presenting a valid read address ( S\_AXI\_ARVALID = '1')
- 3. The read data channel is not already valid ( NOT axi\_rvalid )

This is implemented with:

```
slv_reg_rden <= axi_arready AND S_AXI_ARVALID AND (NOT axi_rvalid);</pre>
```

When a read is enabled:

- 1. The address comes from axi\_araddr, which latches S\_AXI\_ARADDR when presented
- 2. The address is decoded similar to writes:

```
loc_addr := axi_araddr(ADDR_LSB + OPT_MEM_ADDR_BITS DOWNTO ADDR_LSB);
```

- 1. A CASE statement selects the appropriate register to output based on the decoded address
- 2. The selected register value is placed in reg\_data\_out
- 3. When slv\_reg\_rden is asserted, reg\_data\_out is loaded into axi\_rdata to be sent to the master

Starting from the generic FSMs in your HW-1 write-up, update the User Logic module such that the design can appropriately capture and generate PPM values for the Hobby King 6ch transmitter as described above.

Since both subsections worked individually on this lab, our approaches to finite state machines for PPM detection and generation design were relatively different. For that reason, we've decided to include both groups' work in this report.


#### **Subsection A:**

#### **PPM Capture State Machine**

The PPM detect state machine (Capture\_PPM\_simp.vhd) is instantiated in the AXI interface model and relayed into the AXI slave and the respective registers.

This detector FSM recieves a PPM signal from the controller inputs sent in from PPM\_Input. The state machine will then parse the PPM signal assuming the idle segment of the signal is greater than 5 ms. In order to avoid debouncing errors, a shift register is used to ensure the PPM input has been high or low for 20 cycles. A 32-bit internal counter is used to measure channel widths. Individual channels are latched to individual output registers which are then relayed to their respective slave registers in the AMBA AXI slave (slv\_reg10 through slv\_reg15). Additionally, a done signal is produced when a frame is completed. This output is fed into slv\_reg2 in the AMBA AXI slave. A probe for the current state and channel counter was implemented as well for real-time troubleshooting.

Below is a diagram which illustrates the detector FSM.



#### **PPM Generator State Machine**

TODO: Generator State Machine stuffs

#### **Subsection B:**

#### **PPM Detector State Machine Access**

The PPM detector state machine (detect\_fsm) is instantiated in the AXI interface module and connected directly to certain signals and registers:

```
detect_fsm : ENTITY ppm.detect_fsm PORT MAP
(
```

```
i_clk => S_AXI_ACLK,
i_rst_n => S_AXI_ARESETN,
i_ppm => i_ppm,
i_start => slv_reg0(1),
o_channel_read => s_channel_read,
o_state => s_detect_state,
o_count => s_ppm_count,
o_reg_sel => s_detect_reg_sel
);
```

The detector FSM:

- Receives a start signal from slv\_reg0 bit 1 ( i\_start => slv\_reg0(1) )
- Outputs the pulse counts via s\_ppm\_count
- Indicates which register to update via s\_detect\_reg\_sel
- Signals when a channel has been read via s\_channel\_read

The results from the detector are then written to the appropriate registers ( slv\_reg2 through slv\_reg7 ) in a dedicated process:

```
DETECT_PPM_UPDATE : PROCESS (S_AXI_ACLK) IS
BEGIN
    IF (rising_edge(S_AXI_ACLK)) THEN
        IF (S_AXI_ARESETN = '0') THEN
            slv_reg2 <= (OTHERS => '0');
            slv_reg3 <= (OTHERS => '0');
            -- . . .
        ELSE
            IF (s_channel_read = '1') THEN
                 CASE(s_detect_reg_sel) IS
                     WHEN B"000" =>
                     slv_reg2 <= s_ppm_count;</pre>
                     WHEN B"001" =>
                     slv_reg3 <= s_ppm_count;</pre>
                     -- . . .
                 END CASE:
            END IF;
        END IF:
    END IF;
END PROCESS DETECT_PPM_UPDATE;
```

#### **PPM Generator State Machine Access**

The PPM generator state machine is similarly instantiated and connected:

```
generate_fsm : ENTITY ppm.generate_fsm
GENERIC MAP(
    N => C_S_AXI_DATA_WIDTH
)

PORT MAP(
    i_clk => S_AXI_ACLK,
    i_rst => S_AXI_ARESETN,
    i_slv_reg20 => s_gen_reg20,
    i_slv_reg21 => s_gen_reg21,
    -- ...
    o_done => s_gen_done,
    o_ppm => o_ppm
);
```

The generator FSM receives its configuration values through intermediate signals (s\_gen\_reg20 through s\_gen\_reg25). These signals are updated in a separate process that determines whether to source the values from:

- 1. Software mode (slv reg8 through slv reg13) when slv reg0(0) = '1'
- 2. Hardware relay mode (slv reg2 through slv reg7) when slv reg0(0) = '0'

#### **Key Architecture Points**

No Direct Register Access: The FSMs don't directly read from or write to the AXI interface.
 Instead, they interface through signals and dedicated processes.

2. Intermediary Signals: All communication between the AXI interface and the state machines occurs through intermediary signals (e.g., s\_ppm\_count, s\_detect\_reg\_sel, etc.) 3. **Dedicated Update Processes**: Separate processes handle the transfer of data between the state machines and registers, acting as a bridge between the AXI domain and the functional logic. 4. Synchronous Updates: All updates happen synchronously with the AXI clock, ensuring consistent timing between the bus interface and the internal state machines. ✓ Generator Implementation: "generate-state-machine-diagram.png" could not be found. TODO: Maybe point towards the file within the repo instead of having the code in the report?

**Detection implementation** 

"channel\_shifting.png" could not be found.