# CPRE 488 Embedded System Design (VHDL Overview)

### Instructor: Dr. Phillip Jones

(phjones@iastate.edu)

Reconfigurable Computing Laboratory
Iowa State University
Ames, Iowa, USA

http://class.ece.iastate.edu/cpre488/

- VHDL: (V)HSIC (H)ardware (D)escription (L)anguage
  - VHSIC: (V)ery (H)igh (S)peed (I)ntegrated (C)ircuit

- VHDL: (V)HSIC (H)ardware (D)escription (L)anguage
  - VHSIC: (V)ery (H)igh (S)peed (I)ntegrated (C)ircuit
- Golden Rules of Hardware Design (VHDL or Verilog)
  - 1. VHDL is a Hardware **Description** Language (HDL)
    - VHDL is <u>NOT</u> a programming language
    - VHDL is conceptually VERY different than C/C++!

### 2. Draw your Hardware Circuit before writing ANY VHDL

- Easier for you, and others to check for bugs at the circuit diagram.
- A drawing gives a base from which you and other can check if the VHDL is reflecting the architecture envisioned.
- The tools are not magic! If you cannot sketch your circuit using basic building blocks (e.g., MUXs, counters, state diagrams, etc.), then it is not reasonable to expect the tools to figure it out. Having no sketch is just asking for weird hardware behaviors to occur.

- VHDL: (V)HSIC (H)ardware (D)escription (L)anguage
  - VHSIC: (V)ery (H)igh (S)peed (I)ntegrated (C)ircuit
- Golden Rules of Hardware Design (VHDL or Verilog)
  - 1. VHDL is a Hardware **Description** Language (HDL)
    - VHDL is <u>NOT</u> a programming language
    - VHDL is conceptually VERY different than C/C++!
  - 2. Draw your Hardware Circuit before writing ANY VHDL
    - Easier for you, and others to check for bugs at the circuit diagram.
    - A drawing gives a base from which you and other can check if the VHDL is reflecting the architecture envisioned.
    - The tools are not magic! If you cannot sketch your circuit using basic building blocks (e.g., MUXs, counters, state diagrams, etc.), then it is not reasonable to expect the tools to figure it out. Having no sketch is just asking for weird hardware behaviors to occur.

- VHDL: (V)HSIC (H)ardware (D)escription (L)anguage
  - VHSIC: (V)ery (H)igh (S)peed (I)ntegrated (C)ircuit
- Golden Rules of Hardware Design (VHDL or Verilog)
  - 1. VHDL is a Hardware **Description** Language (HDL)
    - VHDL is <u>NOT</u> a programming language
    - VHDL is conceptually VERY different than C/C++!
  - 2. Draw your Hardware Circuit before writing ANY VHDL
    - Easier for you, and others to check for bugs at the circuit diagram.
    - A drawing gives a base from which you and other can check if the VHDL is reflecting the architecture envisioned.
    - The tools are not magic! If you cannot sketch your circuit using basic building blocks (e.g., MUXs, counters, state diagrams, etc.), then it is not reasonable to expect the tools to figure it out. Having no sketch is just asking for weird hardware behaviors to occur.

- VHDL: (V)HSIC (H)ardware (D)escription (L)anguage
  - VHSIC: (V)ery (H)igh (S)peed (I)ntegrated (C)ircuit
- Golden Rules of Hardware Design (VHDL or Verilog)
  - 1. VHDL is a Hardware **Description** Language (HDL)
    - VHDL is <u>NOT</u> a programming language
    - VHDL is conceptually VERY different than C/C++!
  - 2. Draw your Hardware Circuit before writing ANY VHDL
    - Easier for you, and others to check for bugs at the circuit diagram.
    - A drawing gives a base from which you and other can check if the VHDL is reflecting the architecture envisioned.
    - The tools are not magic! If you cannot sketch your circuit using basic building blocks (e.g., MUXs, counters, state diagrams, etc.), then it is not reasonable to expect the tools to figure it out. Having no sketch is just asking for weird hardware behaviors to occur.

- C is inherently sequential (serial), one statement executed at a time
- VHDL is inherently concurrent (parallel), many statements "execute" at a time

### C example

### VHDL example

Initially: A,B,C,D,Ans =1

$$C = A + D$$

$$D = A + B$$

$$Ans = C + D$$

C = A + D

$$D = A + B$$

$$Ans = C + D$$

$$A = 1$$

$$B = 1$$

$$C = 1$$

$$D = 1$$

$$Ans = 1$$

### C example

### VHDL example

Initially: A,B,C,D,Ans =1

$$C = A + D$$

$$D = A + B$$

$$Ans = C + D$$

C = A + D

$$D = A + B$$

$$Ans = C + D$$

$$A = 1$$

$$B = 1$$

$$C = 1$$

$$D = 1$$

$$Ans = 1$$

### C example

VHDL example

$$C = A + D$$
  
 $D = A + B$   
 $Ans = C + D$ 

$$C = A + D$$
  
 $D = A + B$   
 $Ans = C + D$ 

$$A = 1$$

$$B = 1$$

$$C = 2$$

$$D = 1$$

$$Ans = 1$$

### C example

### VHDL example

$$C = A + D$$

$$D = A + B$$

$$Ans = C + D$$

$$C = A + D$$
  
 $D = A + B$   
 $Ans = C + D$ 

$$A = 1$$

$$B = 1$$

$$C = 2$$

$$D = 2$$

$$Ans = 1$$

### C example

VHDL example

Initially: A,B,C,D,Ans =1

$$C = A + D$$

$$D = A + B$$



C = A + DD = A + B

$$Ans = C + D$$

$$A = 1$$

$$B = 1$$

$$C = 2$$

$$D = 2$$

$$Ans = 4$$

### C example

VHDL example

Initially: A,B,C,D,Ans =1

$$C = A + D$$

$$D = A + B$$

$$Ans = C + D$$

C = A + D

$$D = A + B$$

$$Ans = C + D$$

$$A = 1$$

$$B = 1$$

$$C = 2$$

$$D = 2$$

$$Ans = 4$$

### C example

#### VHDL example

Initially: A,B,C,D,Ans = 1

$$C = A + D$$
  
 $D = A + B$   
 $Ans = C + D$ 

Each statement is a circuit 
$$C = A + D$$
  
 $D = A + B$   
 $Ans = C + D$ 

$$A = 1$$

$$B = 1$$

$$C = 2$$

$$D = 2$$

$$Ans = 4$$

### C example

#### VHDL example

Initially: A,B,C,D,Ans = 1

$$C = A + D$$
  
 $D = A + B$   
 $Ans = C + D$ 

Each statement is a circuit A = A + B A = C + D A = C + D A = C + D A = C + D A = C + D A = C + D A = C + D A = C + D A = C + D A = C + D A = C + D A = C + D A = C + D A = C + D A = C + D A = C + D A = C + D A = C + D

$$A = 1$$

$$B = 1$$

$$C = 2$$

$$D = 2$$

$$Ans = 4$$

#### C example

#### VHDL example

Initially: A,B,C,D,Ans =1

$$C = A + D$$
  
 $D = A + B$   
 $Ans = C + D$ 

Each statement is a circuit  $A \rightarrow D \rightarrow A \rightarrow B \rightarrow C \rightarrow D$ A D A B C D

A D A B C D

A D A B C D

A D A B C D

$$C = 2$$

$$D = 2$$


$$Ans = 4$$

#### C example

#### VHDL example

Initially: A,B,C,D,Ans = 1

$$C = A + D$$
  
 $D = A + B$   
 $Ans = C + D$ 



$$A = 1$$

$$B = 1$$

$$C = 2$$

$$D = 2$$

$$Ans = 4$$

#### C example

#### VHDL example

Initially: A,B,C,D,Ans = 1

$$C = A + D$$
  
 $D = A + B$   
 $Ans = C + D$ 




$$A = 1$$

$$B = 1$$

$$C = 2$$

$$D = 2$$

$$Ans = 4$$



#### C example

#### VHDL example

Initially: A,B,C,D,Ans =1

$$C = A + D$$
  
 $D = A + B$   
 $Ans = C + D$ 

Each statement is a circuit 
$$C = A + D$$
  
 $D = A + B$   
 $Ans = C + D$ 


$$A = 1$$

$$B = 1$$

$$C = 2$$

$$D = 2$$

$$Ans = 4$$



#### C example

#### VHDL example

Initially: A,B,C,D,Ans =1

$$C = A + D$$
  
 $D = A + B$   
 $Ans = C + D$ 

Each statement is a circuit C = A + D D = A + BAns = C + D


$$A = 1$$

$$B = 1$$

$$C = 2$$

$$D = 2$$

$$Ans = 4$$



#### C example

#### VHDL example

Initially: A,B,C,D,Ans =1

$$C = A + D$$
  
 $D = A + B$   
 $Ans = C + D$ 

Each statement is a circuit C = A + D D = A + BAns = C + D


$$A = 1$$

$$B = 1$$

$$C = 2$$

$$D = 2$$

$$Ans = 4$$



#### C example

#### VHDL example

Initially: A,B,C,D,Ans =1

$$C = A + D$$
  
 $D = A + B$   
 $Ans = C + D$ 

Each statement is a circuit C = A + D D = A + BAns = C + D


$$A = 1$$

$$B = 1$$

$$C = 2$$

$$D = 2$$

$$Ans = 4$$



#### C example

#### VHDL example

Initially: A,B,C,D,Ans =1

$$C = A + D$$
  
 $D = A + B$   
 $Ans = C + D$ 

Each statement is a circuit 
$$C = A + D$$
  
 $D = A + B$   
 $Ans = C + D$ 


$$A = 1$$

$$B = 1$$

$$C = 2$$

$$D = 2$$

$$Ans = 4$$



### Typical Structure of a VHDL File

LIBRARY ieee; Include Libraries Define component name and ENTITY test\_circuit IS Input/output ports PORT(B,C,Y,Z,Ans); END test\_circuit; ARCHITECTURE structure OF test\_circuit IS Declare interna signal A : std\_logic\_vector(7 downto 0); signals, signal X : std\_logic\_vector(7 downto 0); components **BEGIN**  $A \le B + C;$ Implement components  $X \leq Y + Z$ ; functionality Ans  $\leq$  A + X; **END** 

### **Process**

- Process provide a level serialization in VHDL (e.g. variables, clocked processes)
- Help separate and add structure to VHDL design

### **Process Example**

#### **BEGIN**

```
My_process_1 : process (A,B,C,X,Y,Z)
 Begin
                                     Sensitivity list: specify inputs to the
  A \le B + C;
                                     process. Process is updated when
  X \le Y + Z;
                                     a specified input changes
  Ans \leq A + X;
 End My_process_1;
 My_process_2 : process (B,X,Y,Ans1)
 Begin
  A \le B + 1;
  X \leq B + Y;
  Ans2 \le Ans1 + X;
 End My_process_2;
END;
```

### **Process Example (Multiple Drivers)**

#### **BEGIN**

```
My_process_1 : process (A,B,C,X,Y,Z)
Begin
A \leq B + C;
 X \leq Y + Z;
 Ans \leq A + X;
End My_process_1;
My_process_2 : process (B,X,Y,Ans1)
Begin
 A \le B + 1;
 X \leq B + Y;
 Ans2 \le Ans1 + X;
End My_process_2;
```

A signal can only be Driven (written) by one process. But can be read by many

Compile or simulator may give a "multiple driver" Error or Warning message

END;


### **Process Example (Multiple Drivers)**

#### **BEGIN**

```
My_process_1 : process (A,B,C,X,Y,Z)
Begin
A \le B + C;
 X \le Y + Z;
Ans \leq A + X;
End My_process_1;
My_process_2 : process (B,X,Y,Ans1)
Begin
A1 \le B + 1;
                        Maybe A,X were suppose to be A1,X1. Cut
                        and paste error. Or may need to rethink
 X1/ <= B + Y;
 Ans2 <= Ans1 + X;
                        Hardware structure to remove multiple driver
End My_process_2;
                        issue.
```

END;

```
BEGIN
 My_process_1 : process (A,B,C,X,Y,Z)
 Begin
  if (B = 0) then
   C \le A + B;
   Z \leq X + Y;
   Ans1 \leq A + X;
  else
   C <= 1;
                                      Draw circuit
   Z \le 0;
   Ans1 <= 1;
  end if;
 End My_process_1;
END;
```



```
BEGIN
 My_process_1 : process (A,B,C,X,Y,Z)
 Begin
                                   Circuit for My_process_1
  if (B = 0) then
   C \leq A + B;
   Z \leq X + Y;
   Ans1 \leq A + X;
  else
   C <= 1;
   Z \le 0;
   Ans1 <= 1;
  end if;
 End My_process_1;
END;
                                                                     Ans1
```

```
BEGIN
 My_process_1 : process (A,B,C,X,Y,Z)
 Begin
                                   Circuit for My_process_1
  if (B = 0) then
   C \leq A + B;
   Z \leq X + Y;
   Ans1 \leq A + X;
  else
   C <= 1;
                        X
   Z \le 0;
   Ans1 <= 1;
  end if;
 End My_process_1;
END;
                                                                     Ans1
```

```
BEGIN
 My_process_1 : process (A,B,C,X,Y,Z)
 Begin
                                   Circuit for My_process_1
  if (B = 0) then
   C \leq A + B;
   Z \leq X + Y;
   Ans1 \leq A + X;
  else
   C <= 1;
                        X
   Z \le 0;
   Ans1 <= 1;
  end if;
 End My_process_1;
END;
                                                                     Ans1
```

```
BEGIN
 My_process_1 : process (A,B,K,X,Y,X)
 Begin
                                   Circuit for My_process_1
  if (B = 0) then
   C \le A + B;
   Z \leq X + Y;
   Ans1 \leq A + X;
  else
   C <= 1;
                        X
   Z \le 0;
   Ans1 <= 1;
  end if;
 End My_process_1;
END;
                                                                     Ans1
```

```
BEGIN
 My_process_1 : process (A,B,X,Y)
 Begin
                                   Circuit for My_process_1
  if (B = 0) then
   C \leq A + B;
   Z \leq X + Y;
   Ans1 \leq A + X;
  else
   C <= 1;
                        X
   Z \le 0;
   Ans1 <= 1;
  end if;
 End My_process_1;
END;
                                                                     Ans1
```

```
BEGIN
 My_process_1 : process (A,B,X,Y)
 Begin
                                 Circuit for My_process_1
   if (B = 0) then
     C \leq A + B;
   else
     C <= 1;
   end if;
   if (B = 0) then
     Z \le X + Y;
   else
     Z \leq 0;
   end if;
   if (B = 0) then
     Ans1 \leq A + X;
   else
     Ans1 <= 1;
                                                                -Ans1
   end if;
 End My_process_1;
```

END:

```
BEGIN
 My_process_1 : process (A, B, C, X, Y, Z)
 Begin
    C \leq A \text{ or } B:
   Z \leq X \text{ or } Y;
   Ans \leq C and Z;
 End My_process_1;
                                              circuit not clocked
END;
                            Α
                                               or
                             В
                                                              and
                                                                               Ans
                             X
                                               or
```

```
BEGIN
```

```
My_process_1: process (A, B, C, X, Y, Z)
Begin


C <= A or B;
Z <= X or Y;
Ans <= C and Z;

End My_process_1;

END;
```

D Flip-Flop (DFF) Registers







```
BEGIN
```

```
My_process_1: process (A, B, C, X, Y, Z)
                                                           D Flip-Flop (DFF)
 Begin
                                                                 Registers
    C \leq A \text{ or } B:
   Z \leq X \text{ or } Y;
   Ans \leftarrow C and Z;
 End My_process_1;
                                               circuit with clock
END;
                             Α
                                                or
                             В
                                                              and
                                                                                Ans
                             X
                                                or
                         clk
```

```
BEGIN
 My_process_1 : process (clk)
                                                         D Flip-Flop (DFF)
 Begin
                                                              Registers
  IF (clk'event and clk = '1') THEN
   C \leq A \text{ or } B:
   Z \leq X \text{ or } Y;
   Ans \leq C and Z;
  END IF:
 End My_process_1;
                                             circuit with clock
END;
                            Α
                                              or
                            В
                                                            and
                                                                             Ans
                            X
                                              or
                        clk
```





#### **VHDL Constructs**

- Entity
- Process
- Signal, Variable, Constants, Integers
- Array, Record

VHDL on-line tutorials:

# Signals and Variables

- Signals
  - Updated at the end of a process
  - Have file scope
- Variables
  - Updated instantaneously
  - Have process scope


VHDL on-line tutorials:

## std\_logic, std\_logic\_vector

- Very common data types
- std\_logic
  - Single bit value
  - Values: U, X, 0, 1, Z, W, H, L, -
  - Example: signal A : std\_logic;
    - A <= '1';
- Std\_logic\_vector: is an array of std\_logic
  - Example: signal A : std\_logic\_vector (4 downto 0);
    - A <= "0Z001"

#### VHDL on-line tutorials:


- U: Uninitialized (signal has not been assigned a value yet)
- X: Unknow (2 drivers one '0' one '1')
- H: weak '1' (example: model pull-up resister)
  - I have never used this value
- L: weak '0'



Time step 0

## Std\_logic values


- U: Uninitialized (signal has not been assigned a value yet)
- X: Unknow (2 drivers one '0' one '1')
- H: weak '1' (example: model pull-up resister)
  - I have never used this value
- L : weak '0'



Time step 0


## Std\_logic values

- U: Uninitialized (signal has not been assigned a value yet)
- X: Unknow (2 drivers one '0' one '1')
- H: weak '1' (example: model pull-up resister)
  - I have never used this value
- L : weak '0'




Time step 1

- U: Uninitialized (signal has not been assigned a value yet)
- X: Unknow (2 drivers one '0' one '1')
- H: weak '1' (example: model pull-up resister)
  - I have never used this value
- L : weak '0'




Time step 2

- U: Uninitialized (signal has not been assigned a value yet)
- X: Unknow (2 drivers one '0' one '1')
- H: weak '1' (example: model pull-up resister)
  - I have never used this value
- L : weak '0'




Time step 3

- U: Uninitialized (signal has not been assigned a value yet)
- X: Unknow (2 drivers one '0' one '1')
- H: weak '1' (example: model pull-up resister)
  - I have never used this value
- L : weak '0'




Time step 3

- U: Uninitialized (signal has not been assigned a value yet)
- X: Unknow (2 drivers one '0' one '1')
- H: weak '1' (example: model pull-up resister)
  - I have never used this value
- L: weak '0'




- U: Uninitialized (signal has not been assigned a value yet)
- X: Unknow (2 drivers one '0' one '1')
- H: weak '1' (example: model pull-up resister)
  - I have never used this value
- L: weak '0'



## Std\_logic values


- U: Uninitialized (signal has not been assigned a value yet)
- X: Unknow (2 drivers one '0' one '1')
- H: weak '1' (example: model pull-up resister)
  - I have never used this value
- L : weak '0'



Time step 0


## Std\_logic values

- U: Uninitialized (signal has not been assigned a value yet)
- X: Unknow (2 drivers one '0' one '1')
- H: weak '1' (example: model pull-up resister)
  - I have never used this value
- L : weak '0'



Time step 0


- U: Uninitialized (signal has not been assigned a value yet)
- X: Unknow (2 drivers one '0' one '1')
- H: weak '1' (example: model pull-up resister)
  - I have never used this value
- L : weak '0'



Time step 1

## Std\_logic values

- U: Uninitialized (signal has not been assigned a value yet)
- X: Unknow (2 drivers one '0' one '1')
- H: weak '1' (example: model pull-up resister)
  - I have never used this value
- L : weak '0'



Time step 2

#### **Pre-defined VHDL attributes**

- mysignal'event (mysignal changed value)
- mysignal'high (highest value of mysignal's type)
- mysignal'low
- Many other attributes
  - http://www.cs.umbc.edu/help/VHDL/summary.html

## Singal vs Varible scope

- Signal: global to file
- Variable: local to process

```
My_process_1 : process (B,C,Y)
Begin
A \le B + C;
 Z \leq Y + C;
End My_process_1;
My_process_2 : process (B,X,Y,Ans)
Begin
 X \le Z + 1;
 Ans \leq B + Y;
End My_process_2;
```

VHDL on-line tutorials:

# Singal vs Varible scope

- Signal: global to file
- Variable: local to process

```
My_process_1 : process (B,C,Y)
                         Begin
                          A \le B + C;
                         \sqrt{\text{varZ}} \ll Y + C;
Each varZ are local
                         End My_process_1;
to their process.
Completely independent
                         My_process_2 : process (B,X,Y,Ans1)
                         Begin
                         X <= varZ + 1;</p>
                          Ans \leq B + Y;
                         End My_process_2;
  VHDL on-line tutorials:
      https://www.vhdl-online.de/courses/system_design/start
```

# **Arrays and Records**

- Arrays: Group signals of the same type together
- Records: Group signal of different types together


VHDL on-line tutorials:


```
flag_1
        flag_in
                                flag_2
                                            flag_3 flag_out
BEGIN
 My_process_1 : process (clk)
 Begin
  IF (clk'event and clk = '1') THEN
   flag_1 <= flag_in;
   flag_2 \ll flag_1;
   flag_3 \le flag_2;
  END IF;
 End My_process_1;
 flag_out <= flag_3
END;
VHDL on-line tutorials:
    https://www.vhdl-online.de/courses/system_design/start
```


```
flag_20 flag_out
        flag_in
                   flag_1
BEGIN
 My_process_1 : process (clk)
 Begin
  IF (clk'event and clk = '1') THEN
   flag_1 <= flag_in;
   flag_2 \le flag_1;
   flag_20 <= flag_19;
  END IF;
 End My_process_1;
 flag_out <= flag_20
END;
VHDL on-line tutorials:
    https://www.vhdl-online.de/courses/system_design/start
```

```
flag_20 flag_out
         flag_in
                     flag_1
type flag_reg_array is array (DELAY-1 downto 0) of std_logic;
signal flag_reg : flag_reg_array;
BEGIN
 My_process_1 : process (clk)
 Begin
  IF (clk'event and clk = '1') THEN
   flag_reg(flag_reg'high downto 0) <=</pre>
     flag_reg(flag_reg'high-1 downto 0) & flag_in;
  END IF;
 End My_process_1;
 flag_out <= flag_reg(flag_reg'high);</pre>
END:
```

flag\_reg(flag\_reg'high downto 0)<= flag\_reg(flag\_reg'high-1 downto 0) & flag\_in;








# Finite State Machine (FSM) Design

- Model of computation
- High level application example (Networking)
- Two major types
  - Moore
  - Mealy
- Detailed view of application example


#### **Finite State Machines**

- What types of applications are they well suited
  - Streaming pattern recognition (e.g. Network Intrusion detection)
  - Sequential event based control logic (e.g. Traffic Light)
- Allows hardware designer to reason about things in small pieces


- Process UDP packet headers (event driven)
- Detect patterns in payload (e.g. "Corn")
- Modify payload based on header information




- Process UDP packet headers (event driven)
- Detect patterns in payload (e.g. "Corn")
- Modify payload based on header information




- Process UDP packet headers (event driven)
- Detect patterns in payload (e.g. "Corn")
- Modify payload based on header information




- Process UDP packet headers (event driven)
- Detect patterns in payload (e.g. "Corn")
- Modify payload based on header information




- Process UDP packet headers (event driven)
- Detect patterns in payload (e.g. "Corn")
- Modify payload based on header information




- Process UDP packet headers (event driven)
- Detect patterns in payload (e.g. "Corn")
- Modify payload based on header information




- Process UDP packet headers (event driven)
- Detect patterns in payload (e.g. "Corn")
- Modify payload based on header information




- Process UDP packet headers (event driven)
- Detect patterns in payload (e.g. "Corn")
- Modify payload based on header information




- Process UDP packet headers (event driven)
- Detect patterns in payload (e.g. "Corn")
- Modify payload based on header information




- Process UDP packet headers (event driven)
- Detect patterns in payload (e.g. "Corn")
- Modify payload based on header information




- Process UDP packet headers (event driven)
- Detect patterns in payload (e.g. "Corn")
- Modify payload based on header information




- Process UDP packet headers (event driven)
- Detect patterns in payload (e.g. "Corn")
- Modify payload based on header information



- Process UDP packet headers (event driven)
- Detect patterns in payload (e.g. "Corn")
- Modify payload based on header information



- Process UDP packet headers (event driven)
- Detect patterns in payload (e.g. "Corn")
- Modify payload based on header information




### **Moore and Mealy FSMs**


Moore: Output is only a function of the current state

 Mealy: Output is a function of the current state and input ("Mealy is more")


- Moore: Output is only a function of the current state
- Example detect every occurrence of "1101"



- Moore: Output is only a function of the current state
- Example detect every occurrence of "1101"




- Moore: Output is only a function of the current state
- Example detect every occurrence of "1101"



Input: 1

Output: 0

- Moore: Output is only a function of the current state
- Example detect every occurrence of "1101"




Input: 11011

Output: 00010


### **Mealy FSM**

- Moore: Output a function of the current state, and input
- Example detect every occurrence of "1101"




### **Mealy FSM**

- Moore: Output a function of the current state, and input
- Example detect <u>every</u> occurrence of "1101"




### **Mealy FSM**

- Mealy: Output a function of the current state, and input
- Example detect <u>every</u> occurrence of "1101"




#### **FSM: General Circuit Architecture**


- Let:
  - X be inputs
  - Z be outputs
  - State(t) be the state of the FSM at the current time
  - State(t+1) be the next state of the FSM
  - $-\delta$  be the transition between states
- State(t+1) =  $\delta$ (State(t), X)
- Output
  - Moore: Z(State(t))
  - Mealy: Z(State(t), X).




#### **FSM: General Circuit Architecture**




 IF THEN ELSE can be mapped to a 2:1 Multiplexer (Mux)



 IF THEN ELSE can be mapped to a 2:1 Multiplexer (Mux)




 IF THEN ELSE can be mapped to a 2:1 Multiplexer (Mux)




Mapping a CASE statement to a 4:1 Mux

```
CASE sel is
WHEN "00" =>
 out_1 <= in_0;
WHEN "01" =>
 out 1 <= in 1;
WHEN "10" =>
 out 1 <= in 2;
WHEN "11" =>
 out 1 <= in 3
WHEN OTHERS =>
out_1 <= in_0;
END CASE;
```




Mapping a CASE statement to a 4:1 Mux

```
CASE sel is
WHEN "00" =>
 out_1 <= in_0;
WHEN "01" =>
 out_1 <= in_1;
WHEN "10" =>
 out 1 <= in 2;
WHEN "11" =>
 out 1 <= in 3
WHEN OTHERS =>
out_1 <= in_0;
END CASE;
```



Mapping a CASE statement to a 4:1 Mux


```
CASE sel is
WHEN "00" =>
 out_1 <= in_0;
WHEN "01" =>
 out_1 <= in_1;
WHEN "10" =>
out_1 <= in_2;
WHEN "11" =>
 out 1 <= in 3
WHEN OTHERS =>
 out 1 <= in 0;
END CASE;
```




Why do we need others here?

Mapping an IF nested in CASE to hardware


CASE state is WHEN state 1 => IF (sel = '0') THEN mux out <= '1'; ELSE mux out <= '0'; END IF; WHEN state 11 => -- similar code WHEN state 110 => IF (sel = '0') THEN mux out <= '0'; **ELSE** mux out <= '1'; WHEN state\_1101 => --similar code **END CASE**;




Mapping an IF nested in CASE to hardware



Mapping an IF nested in CASE to hardware




#### **FSM: General Circuit Architecture**



### VHDL for Mealy ("1101") Example

```
-- Store the "state"
Update_State: process(clk)
begin
  if(clk'event and clk='1') then
    state <= next_state;
  end if;
end process Update_State;</pre>
```



# VHDL for Mealy ("1101") Example

#### -- Compute combinational logic Combinational: process(x, state) begin case state is Compute output when state\_1 => Compute next\_state if(x = '0') then0/0 1/0 z <= '0'; 1/0 next\_state <= state\_1;</pre> else 110 z <= '0': 0/0 1101 11 next\_state <= state\_11;</pre> end if; Start when state\_11 => if(x = '0') then $z \le 0$ ; next\_state <= state\_1;</pre> else 0/0 $z \le 0$ : next state <= state 110; end if;

### VHDL for Mealy ("1101") Example

```
when state 110 =>
  if(x = '0') then
   z \le 0;
   next_state <= state_1101;
  else
                                                                        0/0
                                             1/0
                                                           1/0
   z \le 0;
   next_state <= state_110;
  end if;
                                                                 110
 when state_1101 =>
  if(x = '0') then
   z \le 0;
   next_state <= state_1;</pre>
  else
   z <= '1';
   next state <= state 11;
  end if;
 end case;
end process Combinational;
```

1101

# **Network Processing Example: UDP**


- UDP User Datagram Protocol
  - Popular protocol for sending data over the internet (TCP is popular another protocol)
  - Typical encapsulated within IP (Internet Protocol)
    - UDP/IP
  - Gives no guarantee of delivery
    - Relies on application layer to implement reliability
    - Unlike TCP which has reliably delivery build in.
- Reference for more info on IP and UDP details
  - http://www.freesoft.org/CIE/
    - RCFs
    - Course

### **UDP/IP Packet Format**

Note: flags 3 bits

UDP Protocol = 17

UDP length (bytes) = UDP header+payload




## **Example: Network Processing Tasks**

- Raise an alert signal when the pattern "corn!" is detected
- Return the number of times "corn!" is detected
  - Place count value as the last byte of the payload

# **Streaming Network application (MP1)**


- Detect patterns in payload (e.g. "Corn!")
- Place the number of detections in last byte of payload



#### **Architecture**


- Detect patterns in payload (e.g. "Corn!")
- Place the number of detections in last byte of payload

#### Draw out logic, and data flow!!!




#### **Architecture**

- Detect patterns in payload (e.g. "Corn!")
- Place the number of detections in last byte of payload




### **Alert FSM Design**

Alert signal when the pattern "corn!" is detected
 - Z = {Alert}




### **Alert FSM Design**

- Alert signal when the pattern "corn!" is detected
- Output Packet's Length
  - Z = {Alert, length\_vld, pack\_length}
  - X = {vld, input} : Note "?" is don't care




### **Alert FSM Design**

- Alert signal when the pattern "corn!" is detected
- Output Packet's Length
  - Z = {Alert,length\_vld,pack\_length}
  - X = {vld,input} : Note "?" is don't care



#### **Architecture**


- Detect patterns in payload (e.g. "Corn!")
- Place the number of detections in last byte of payload



# Register & Counter Manager

- Register & Counter Components
- Design of Manager

# Register and Counter Components



# Practice: Write VHDL(process for each)

reset load

inc

set\_value


inc\_val

Name: process(clk)
begin
if(clk'event and clk='1') then
logic here
end if;
end process Name

CASE sel is
WHEN "00" | "11"=>
out\_1 <= in\_0;
WHEN "01" =>
out\_1 <= in\_1;

WHEN OTHERS =>

WHEN OTHERS => out\_1 <= in\_0; END CASE;



count


4:1

## **Register VHDL**

```
Name : process(clk)
begin
if(clk'event and clk='1') then
CASE <signal> is
WHEN <opt> | <opt> =>
```


WHEN OTHERS =>

END CASE; end if; end process Name




## Register VHDL

```
Name: process(clk)
begin
 if(clk'event and clk='1') then
  CASE reset&load is
  WHEN "10" | "11" =>
   reg val \leq 0;
  WHEN "01" =>
   reg_val <= set_value;
  WHEN OTHERS =>
   reg_val <= reg_val;
  END CASE;
 end if;
end process Name
```



# **Register VHDL**

```
Name: process(clk)
begin
 if(clk'event and clk='1') then
  CASE sel is
  WHEN "10" | "11" =>
   reg val \leq 0;
  WHEN "01" =>
   reg_val <= set_value;
  WHEN OTHERS =>
   reg_val <= reg_val;
  END CASE;
 end if;
end process Name
sel <= reset&load;
```




#### **Counter VHDL**

```
Name: process(clk)
begin
if(clk'event and clk='1') then
CASE <signal> is
WHEN <opt> | <opt> =>
```


WHEN OTHERS =>

END CASE; end if; end process Name




### **Counter VHDL**

```
Name: process(clk)
begin
 if(clk'event and clk='1') then
  CASE reset&load&inc is
  WHEN "100" | "101" |
          "110"| "111" =>
   count \leq 0;
  WHEN "010" | "011" =>
   count <= set value;
  WHEN "001" =>
   count <= count + inc_val;
  WHEN OTHERS =>
   count <= count;
  END CASE;
 end if;
end process Name
```




### **Counter VHDL**

```
Name: process(clk)
begin
 if(clk'event and clk='1') then
  CASE sel is
  WHEN "100" | "101" |
          "110"| "111" =>
   count \leq 0;
  WHEN "010" | "011" =>
   count <= set value;
  WHEN "001" =>
   count <= count + inc_val;
  WHEN OTHERS =>
   count <= count;
  END CASE;
 end if;
end process Name
sel <= reset&load&inc;
```




#### **Architecture**

- Detect patterns in payload (e.g. "Corn!")
- Place the number of detections in last byte of payload




#### **Architecture**


- Detect patterns in payload (e.g. "Corn!")
- Place the number of detections in last byte of payload




# Register and Counter Manger



# Register and Counter Manger




# Register and Counter Manger




### **Architecture**

- Detect patterns in payload (e.g. "Corn!")
- Place the number of detections in last byte of payload




### **Output sel**



### **Output sel: VHDL**


#### NOT in a process!

Data\_to\_output <= corn\_cnt when (Packet\_length = Position) else Data\_from\_input




### **Architecture**


- Detect patterns in payload (e.g. "Corn!")
- Place the number of detections in last byte of payload




- Network input stream typically 32-bit words
  - 4 8-bit characters per word.
- corn! Example




- Network input stream typically 32-bit words
  - 4 8-bit characters per word.
- corn! Example




- Network input stream typically 32-bit words
  - 4 8-bit characters per word.
- corn! Example




- Network input stream typically 32-bit words
  - 4 8-bit characters per word.
- corn! Example





- Network input stream typically 32-bit words
  - 4 8-bit characters per word.
- corn! Example














С	b	С	0
r	n	!	С
0	r	n	!
Z	С	0	r




С	b	С	0
r	n	!	С
0	r	n	!
Z	С	0	r




С	b	С	0
r	n		С
0	r	n	<b>!</b> :
Z	С	0	r




С	b	С	0
r	n		С
0	r	n	!
Z	С	0	r




С	b	С	0
r	n		С
0	r	n	!
Z	С	0	r




С	b	С	0
r	n		С
0	r	n	!
Z	С	0	r




С	b	С	0
r	n		С
0	r	n	!
Z	С	0	r




С	b	С	0
r	n	!	С
0	r	n	!
Z	С	0	r





С	b	С	0
r	n	!	С
0	r	n	!
Z	С	0	r





С	b	С	0
r	n	!	С
0	r	n	!
Z	С	0	r












```
NOT in a process!


Alt_merge <= Alt0 & Alt1 & Alt2 & Alt3;
inc_val <= 4 when (Alt_merge = "1111")

3 when (Alt_merge = "0111" or Alt_merge = "1011" ...)
2 when (Alt_merge = "0011" or Alt_merge = "0110" ...)
else 0
```




# In progress Slides


- Moore: Output is only a function of the current state
- Example detect every occurrence of "1011"




- Moore: Output is only a function of the current state
- Example detect every occurrence of "1011"




- Moore: Output is only a function of the current state
- Example detect every occurrence of "1011"




- Moore: Output is only a function of the current state
- Example detect every occurrence of "1011"




- Moore: Output is only a function of the current state
- Example detect every occurrence of "1011"




- Moore: Output is only a function of the current state
- Example detect every occurrence of "1011"




- Moore: Output is only a function of the current state
- Example detect every occurrence of "1011"



- Moore: Output is only a function of the current state
- Example detect every occurrence of "1011"



- Moore: Output is only a function of the current state
- Example: vending machine
  - Events (assume all items cost 1 coin):
    - Insert Coin
    - Make selection



- Moore: Output is only a function of the current state
- Example: vending machine
  - Events (assume all items cost 1 coin):
    - Insert Coin Make Make selection **Insert Coin** selection Return Coin Snack Start Coin (0)(0)(1) Insert Coin Return (0)Make selection Return Coin

- Moore: Output is only a function of the current state
- Example: vending machine
  - Events (assume all items cost 1 coin):
    - Insert Coin Make Make selection **Insert Coin** selection Return Coin Insert Coin Snack Start Coin Make (0)(1) (0)selection Insert Coin Return Return **C**oin coin (0)Make selection Return Coin

- Moore: Output is only a function of the current state
- Example: vending machine

Events (assume all items cost 1 coin): Make Coin
Insert Coin

Make selection

