LAB 4 Report

Name: Connie Wang, Harshika Jha


UT EID: cw39276, hj6962

Section: 17745

Checklist:

Part 1 -

i.Simulation waveform of the Flight Attendant Call System for behavioral as well as dataflow modelling




ii.K-map for minimizing the expression for next_state for dataflow modelling

(call)/(cancel)(Q)	00	01	11	10
0	0	1	0	0

```
1
                              1
                   1
                                         1
                                                    1
iii.Boolean expression for next_state for dataflow modelling
       D = call + cancel'Q
iv.Completed design file
(.v) for dataflow modelling
`timescale 1ns / 1ps
module flight attendant call system dataflow(
    input wire clk,
    input wire call button,
    input wire cancel_button,
    output reg light state
    );
    wire next_state;
    assign next_state = call_button ^ (~cancel_button & light_state);
    always @(posedge clk) begin
    light_state <= next_state;
    end
    endmodule
```

https://utexas.zoom.us/j/91830000354

v.State Diagram of the Rising Edge Detector



vi.Completed design files (.v) including the top module and clock divider

```
module rising_edge_detector(
    input clk,
    input signal,
    input reset,
    output reg outedge
    );

wire slow_clk;

reg [1:0] state;
    reg [1:0] next_state;


clkdiv cl(clk, reset, slow_clk);

always @(*) begin
    case (state)
```

```
2'b00 : begin
     outedge = 1'b0;
     if (~signal)
     next_state = 2'b00;
     else
     next state = 2'b01;
     end
2'b01: begin
     outedge = 1'b1;
     if (~signal)
     next_state = 2'b00;
     else
     next_state = 2'b10;
     end
2'b10: begin
     outedge = 1'b0;
     if (~signal)
     next state = 2'b00;
     else
     next state = 2'b10;
     end
default : begin
     next_state = 2'b00;
     outedge = 1'b0;
     end
endcase
end
always @(posedge slow_clk)begin
if(reset)
state <= 2'b00;
else
```

```
state <= next_state;
     end
endmodule
module clkdiv(
     input clk,
     input reset,
     output clk_out
     );
     reg [16:0] COUNT = 0;
     assign clk_out = COUNT[16];
     always @(posedge clk)
     begin
     COUNT = COUNT + 1;
     end
endmodule
vii.Test-bench of the system
module tb_rising_edge_detector;
reg clk;
```

```
reg signal;
reg reset;
wire outedge;
rising_edge_detector u1(
.clk(clk),
.signal(signal),
.reset(reset),
.outedge(outedge)
);
initial begin
clk = 0;
signal = 0;
reset = 0;
#20;
signal = 1;
end
always
     #20 clk = \simclk;
endmodule
viii.Simulation waveform
```



ix. Constraints File (Just the uncommented portion)

Clock signal - Uncomment if needed (will be used in future labs) set_property PACKAGE_PIN W5 [get_ports {clk}]

set_property IOSTANDARD LVCMOS33 [get_ports {clk}]
#create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5}
[get_ports clk]

Switches

set_property PACKAGE_PIN V17 [get_ports {signal}]
set_property IOSTANDARD LVCMOS33 [get_ports {signal}]

LEDs

set_property PACKAGE_PIN U16 [get_ports {outedge}]
set_property IOSTANDARD LVCMOS33 [get_ports {outedge}]

##Buttons

```
set_property PACKAGE_PIN U18 [get_ports {reset}]
set_property IOSTANDARD LVCMOS33 [get_ports {reset}]
```

Part 3 -x.Completed design files (.v) of all the modules in the system

```
module time_multiplexing_main(
      input clk,
     input reset,
     input [15:0] sw,
     output [3:0]an,
     output [6:0] sseg
      );
     wire [6:0] in0, in1, in2, in3;
     wire slow clk;
      hexto7segment c1(.x(sw[3:0]), .r(in0));
      hexto7segment c2(.x(sw[7:4]), .r(in1));
      hexto7segment c3(.x(sw[11:8]), .r(in2));
      hexto7segment c4(.x(sw[15:12]), .r(in3));
      clkdiv c5 (.clk(clk), .reset(reset), .slow_clk(slow_clk));
     time mux state machine c6(
      .clk (slow clk),
      .reset(reset),
      .in0(in0),
      .in1(in1),
      .in2(in2),
      .in3(in3),
      .an(an),
```

```
.sseg(sseg));
endmodule
module time mux state machine(
     input clk,
     input reset,
     input [6:0]in0,
     input [6:0]in1,
     input [6:0]in2,
     input [6:0]in3,
     output reg [3:0] an,
     output reg [6:0] sseg
     );
     reg [1:0] state;
     reg [1:0] next state;
     always @ (*) begin
     case(state)
     2'b00: next state = 2'b01;
     2'b01: next state = 2'b10;
     2'b10: next state = 2'b11;
     2'b11: next_state = 2'b00;
     endcase
     end
     always @ (*) begin
     case(state)
     2'b00: sseg = in0;
     2'b01: sseg = in1;
     2'b10: sseg = in2;
```

```
2'b11: sseg = in3;
     endcase
     end
     always@ (*) begin
     case (state)
     2'b00: an = 4'b1110;
     2'b01: an = 4'b1101;
     2'b10: an = 4'b1011;
     2'b11: an = 4'b0111;
     endcase
     end
     always @(posedge clk or posedge reset) begin
     if(reset)
     state <= 2'b00;
     else
     state <= next state;
     end
module hexto7segment(
     input[3:0] x,
     output reg [6:0] r
     );
     always @(*)
     case (x)
     4'b0000: r = 7'b0000001;
     4'b0001: r = 7'b1001111;
     4'b0010: r = 7'b0010010;
     4'b0011: r = 7'b0000110;
     4'b0100: r = 7'b1001100;
```

```
4'b0101: r = 7'b0100100;
     4'b0110: r = 7'b0100000;
     4'b0111: r = 7'b0001111;
     4'b1000: r = 7'b0000000;
     4'b1001: r = 7'b0000100;
     4'b1010: r = 7'b0001000;
     4'b1011: r = 7'b1100000;
     4'b1100: r = 7'b0110001;
     4'b1101: r = 7'b1000010;
     4'b1110: r = 7'b0110000;
     4'b1111: r = 7'b0111000;
     endcase
endmodule
module clkdiv(
     input clk,
     input reset,
     output slow_clk
     );
     reg [15:0] COUNT;
     assign slow_clk = COUNT[15];
     always @(posedge clk)
     begin
     if(reset)
     COUNT = 0;
     else
     COUNT = COUNT + 1;
```


```
endmodule
xi.Test-bench of the system
`timescale 1ns / 1ps
// Company:
// Engineer:
// Create Date: 10/20/2021 05:43:19 PM
// Design Name:
// Module Name: tb_time_mux
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
II
module tb_time_mux;
reg clk;
```

```
reg reset;
reg [15:0] sw;
wire [3:0] an;
wire [6:0] sseg;
time_multiplexing_main ui(
.clk(clk),
.reset(reset),
.sw(sw),
.an(an),
.sseg(sseg)
);
initial begin
clk = 0;
reset = 1;
sw= 16'h000;
#10
reset = 0;
sw = 16'h0001;
#10
sw = 16'h1234;
#10
sw = 16'h3210;
reset = 1;
#10
reset = 0;
sw = 16'h0004;
```

```
#10
sw = 16'h0005;
end
always
#5 clk = ~clk;
```

endmodule

xii.Simulation waveform



xiii.Constraints File (Just the uncommented portion)Note The Verilog codes and the uncommented portions of the constraint files should be copied in your lab report and the actual Verilog (.v), Constraint (.xdc) files and Bitstream (.bit) files

```
## Clock signal - Uncomment if needed (will be used in future labs)
set_property PACKAGE_PIN W5 [get_ports clk]
  set_property IOSTANDARD LVCMOS33 [get_ports clk]
  #create clock -add -name sys clk pin -period 10.00 -waveform {0.5} [get ports clk]
## Switches
set property PACKAGE PIN V17 [get ports {sw[0]}]
  set_property IOSTANDARD LVCMOS33 [get_ports {sw[0]}]
set property PACKAGE PIN V16 [get ports {sw[1]}]
  set_property IOSTANDARD LVCMOS33 [get_ports {sw[1]}]
set property PACKAGE PIN W16 [get ports {sw[2]}]
  set property IOSTANDARD LVCMOS33 [get_ports {sw[2]}]
set_property PACKAGE_PIN W17 [get_ports {sw[3]}]
  set property IOSTANDARD LVCMOS33 [get_ports {sw[3]}]
set property PACKAGE PIN W15 [get ports {sw[4]}]
  set property IOSTANDARD LVCMOS33 [get_ports {sw[4]}]
set property PACKAGE PIN V15 [get ports {sw[5]}]
  set_property IOSTANDARD LVCMOS33 [get_ports {sw[5]}]
set property PACKAGE PIN W14 [get ports {sw[6]}]
  set property IOSTANDARD LVCMOS33 [get_ports {sw[6]}]
set property PACKAGE PIN W13 [get ports {sw[7]}]
  set property IOSTANDARD LVCMOS33 [get_ports {sw[7]}]
set property PACKAGE PIN V2 [get ports {sw[8]}]
  set property IOSTANDARD LVCMOS33 [get ports {sw[8]}]
set property PACKAGE PIN T3 [get ports {sw[9]}]
  set property IOSTANDARD LVCMOS33 [get_ports {sw[9]}]
set property PACKAGE PIN T2 [get ports {sw[10]}]
  set property IOSTANDARD LVCMOS33 [get_ports {sw[10]}]
set property PACKAGE PIN R3 [get ports {sw[11]}]
  set property IOSTANDARD LVCMOS33 [get_ports {sw[11]}]
set property PACKAGE PIN W2 [get ports {sw[12]}]
  set property IOSTANDARD LVCMOS33 [get_ports {sw[12]}]
set property PACKAGE PIN U1 [get ports {sw[13]}]
  set property IOSTANDARD LVCMOS33 [get ports {sw[13]}]
set property PACKAGE PIN T1 [get ports {sw[14]}]
  set property IOSTANDARD LVCMOS33 [get_ports {sw[14]}]
set property PACKAGE PIN R2 [get ports {sw[15]}]
  set property IOSTANDARD LVCMOS33 [get_ports {sw[15]}]
##7 segment display
set property PACKAGE PIN W7 [get ports {sseg[6]}]
  set property IOSTANDARD LVCMOS33 [get_ports {sseg[6]}]
set property PACKAGE PIN W6 [get ports {sseg[5]}]
  set property IOSTANDARD LVCMOS33 [get_ports {sseg[5]}]
set property PACKAGE PIN U8 [get ports {sseg[4]}]
  set_property IOSTANDARD LVCMOS33 [get_ports {sseg[4]}]
set property PACKAGE PIN V8 [get ports {sseg[3]}]
  set property IOSTANDARD LVCMOS33 [get_ports {sseg[3]}]
```

set property PACKAGE PIN U5 [get ports {sseg[2]}]

```
set property IOSTANDARD LVCMOS33 [get_ports {sseg[2]}]
set_property PACKAGE_PIN V5 [get_ports {sseg[1]}]
  set_property IOSTANDARD LVCMOS33 [get_ports {sseg[1]}]
set property PACKAGE PIN U7 [get ports {sseg[0]}]
  set_property IOSTANDARD LVCMOS33 [get_ports {sseg[0]}]
#set property PACKAGE PIN V7 [get ports dp]
 #set_property IOSTANDARD LVCMOS33 [get_ports dp]
set_property PACKAGE_PIN U2 [get_ports {an[0]}]
  set property IOSTANDARD LVCMOS33 [get ports {an[0]}]
set property PACKAGE PIN U4 [get ports {an[1]}]
  set_property IOSTANDARD LVCMOS33 [get_ports {an[1]}]
set property PACKAGE PIN V4 [get ports {an[2]}]
  set property IOSTANDARD LVCMOS33 [get_ports {an[2]}]
set property PACKAGE PIN W4 [get ports {an[3]}]
  set property IOSTANDARD LVCMOS33 [get ports {an[3]}]
##Buttons
set property PACKAGE PIN U18 [get ports {reset}]
 set property IOSTANDARD LVCMOS33 [get_ports {reset}]
#set property PACKAGE PIN T18 [get ports btnU]
## Clock signal - Uncomment if needed (will be used in future labs)
set_property PACKAGE_PIN W5 [get_ports {clk}]
  set_property IOSTANDARD LVCMOS33 [get_ports {clk}]
  #create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5}
[get_ports clk]
## Switches
set_property PACKAGE_PIN V17 [get_ports {sw[0]}]
  set property IOSTANDARD LVCMOS33 [get_ports {sw[0]}]
set_property PACKAGE_PIN V16 [get_ports {sw[1]}]
  set property IOSTANDARD LVCMOS33 [get_ports {sw[1]}]
set_property PACKAGE_PIN W16 [get_ports {sw[2]}]
  set property IOSTANDARD LVCMOS33 [get_ports {sw[2]}]
set_property PACKAGE_PIN W17 [get_ports {sw[3]}]
  set_property IOSTANDARD LVCMOS33 [get_ports {sw[3]}]
```

```
set property PACKAGE PIN W15 [get ports {sw[4]}]
  set_property IOSTANDARD LVCMOS33 [get_ports {sw[4]}]
set_property PACKAGE_PIN V15 [get_ports {sw[5]}]
  set property IOSTANDARD LVCMOS33 [get_ports {sw[5]}]
set_property PACKAGE_PIN W14 [get_ports {sw[6]}]
  set property IOSTANDARD LVCMOS33 [get_ports {sw[6]}]
set_property PACKAGE_PIN W13 [get_ports {sw[7]}]
  set property IOSTANDARD LVCMOS33 [get_ports {sw[7]}]
set_property PACKAGE_PIN V2 [get_ports {sw[8]}]
  set property IOSTANDARD LVCMOS33 [get_ports {sw[8]}]
set property PACKAGE PIN T3 [get ports {sw[9]}]
  set property IOSTANDARD LVCMOS33 [get_ports {sw[9]}]
set property PACKAGE PIN T2 [get ports {sw[10]}]
  set property IOSTANDARD LVCMOS33 [get_ports {sw[10]}]
set property PACKAGE PIN R3 [get ports {sw[11]}]
  set property IOSTANDARD LVCMOS33 [get_ports {sw[11]}]
set_property PACKAGE_PIN W2 [get_ports {sw[12]}]
  set property IOSTANDARD LVCMOS33 [get_ports {sw[12]}]
set_property PACKAGE_PIN U1 [get_ports {sw[13]}]
  set property IOSTANDARD LVCMOS33 [get_ports {sw[13]}]
set_property PACKAGE_PIN T1 [get_ports {sw[14]}]
  set property IOSTANDARD LVCMOS33 [get_ports {sw[14]}]
set property PACKAGE PIN R2 [get ports {sw[15]}]
  set property IOSTANDARD LVCMOS33 [get_ports {sw[15]}]
##7 segment display
set property PACKAGE PIN W7 [get ports {sseg[6]}]
  set property IOSTANDARD LVCMOS33 [get_ports {sseg[6]}]
set property PACKAGE PIN W6 [get ports {sseg[5]}]
  set_property IOSTANDARD LVCMOS33 [get_ports {sseg[5]}]
set property PACKAGE PIN U8 [get ports {sseg[4]}]
  set_property IOSTANDARD LVCMOS33 [get_ports {sseg[4]}]
set property PACKAGE PIN V8 [get ports {sseg[3]}]
```

```
set property IOSTANDARD LVCMOS33 [get_ports {sseg[3]}]
set_property PACKAGE_PIN U5 [get_ports {sseg[2]}]
  set_property IOSTANDARD LVCMOS33 [get_ports {sseg[2]}]
set property PACKAGE PIN V5 [get ports {sseg[1]}]
  set_property IOSTANDARD LVCMOS33 [get_ports {sseg[1]}]
set property PACKAGE PIN U7 [get ports {sseg[0]}]
  set_property IOSTANDARD LVCMOS33 [get_ports {sseg[0]}]
#set_property PACKAGE_PIN V7 [get_ports dp]
  #set property IOSTANDARD LVCMOS33 [get ports dp]
set property PACKAGE PIN U2 [get ports {an[0]}]
  set property IOSTANDARD LVCMOS33 [get ports {an[0]}]
set property PACKAGE PIN U4 [get ports {an[1]}]
  set property IOSTANDARD LVCMOS33 [get_ports {an[1]}]
set_property PACKAGE_PIN V4 [get_ports {an[2]}]
  set_property IOSTANDARD LVCMOS33 [get_ports {an[2]}]
set_property PACKAGE_PIN W4 [get_ports {an[3]}]
  set property IOSTANDARD LVCMOS33 [get_ports {an[3]}]
##Buttons
set property PACKAGE PIN U18 [get ports {reset}]
  set property IOSTANDARD LVCMOS33 [get_ports {reset}]
```

#set property PACKAGE PIN T18 [get ports btnU]