




Connie Wang (cw39276)
Harshika Jha (hj6963)

Lab 2






Part b)

S1	S2	F
0	0	i0
0	1	i1
1	0	i2
1	1	i3

$$D = s_0's_1'a_0 + s_0's_1a_1 + s_0s_1a_2 + s_0s_1a_3$$

structural



Structural code:

not (notso, so);

not (nots1, s1);

and (a0, i0, notso, nots1, e);


and (a1, i1, notso, s1, e);

and (a2, i2, so, nots1, e);

and (a3, i3, so, s1, e);

or (d, a0, a1, a2, a3);

Behavioral



Behavioral Code

```
reg db = 0;  
  
assign d = db;  
  
always @(e, s0, s1)  
begin  
    if(e == 1)  
        case({s0,s1})
```

```
2'b00: db = i0;
```

```
2'b01: db = i1;
```

```
2'b10: db = i2;
```

```
2'b11: db = i3;
```

```
default:begin
```

```
    db = 0;
```

```
    end
```


```
endcase
```

```
else
```

```
    db = 0;
```

```
end
```

Structural



Behavioral

Lab_2b - [C:/Users/19403/Lab_2b/Lab_2b.xpr] - Vivado 2021.1

File Edit Flow Tools Reports Window Layout View Run Help

10 us

Synthesis Out-of-date details

Default Layout

Flow Navigator

PROJECT MANAGER

- Settings
- Add Sources
- Language Templates
- IP Catalog
- IP INTEGRATOR
 - Create Block Design
 - Open Block Design
 - Generate Block Design
- SIMULATION**
 - Run Simulation
- RTL ANALYSIS
 - Open Elaborated Design
- 4 SYNTHESIS
 - Run Synthesis
 - Open Synthesized Design
- IMPLEMENTATION
 - Run Implementation
 - Open Implemented Design

Scope Sources

Name	Design...	Block T...
tb_j	tb_mux	Verilog M
mux	mux	Verilog M
gbl	gbl	Verilog M

Objects Protocol Instance

Name	Value	Data T...
i0	0	Logic
i1	0	Logic
i2	1	Logic
i3	0	Logic
s0	0	Logic
s1	0	Logic
e	1	Logic
d	0	Logic

mux.v tb_mux.v Untitled 2

Name	Value
i0	0
i1	1
i2	0
i3	0
s0	1
s1	0
e	0
d	0

0.000 ns 100.000 ns 510.145 ns

1:37 PM 9/15/2021