
# Lab 2 Qsys Tutorial


#### IPs in this lab

- Altera IPs
  - Avalon ALTPLL
  - UART (RS-232 Serial Port)


- Custom module
  - RSA Avalon-MM master interface module




#### IP configuration — Avalon ALTPLL




#### IP configuration — Avalon ALTPLL





## IP configuration – UART (RS232)







Component	: Editor - new_con	mponent_hw.tcl	23						
File Templates									
Component Type Files Parameters Signals Interfaces									
About Component Type It depends on you									
Name:	new_component								
Display name:	new_component								
Version:	1.0								
Group:			<b>-</b>						
Description:									
Created by:									
Icon:									
Documentation:	Title	URL							
	+ -								
→ To Do: Add HDL files on the Files tab, or add signals on the Signals tab.									
		Help Prev Next Finish							






Check the interface & signal type are consistent with Avalon-MM master protocol









#### Signals here will be in the I/O list of the generated Qsys module

Use	Connections	Name	Description	Export	Clock	Base
<b>V</b>		□ clk_0	Clock Source		ĺ	
	<b>├ ├</b>	clk_in	Clock Input	clk	exported	
		clk_in_reset	Reset Input	reset		
		clk	Clock Output	Double-click to export	clk_0	
		clk_reset	Reset Output	Double-click to export		
1		⊟ altpll_0	Avalon ALTPLL			
	$  \diamond + \diamond \longrightarrow$	inclk_interface	Clock Input	Double-click to export	unconnected	
	$   \diamond + \longrightarrow$	inclk_interface_reset	Reset Input	Double-click to export	[inclk_interfa	
	$      \rangle \longrightarrow$	pll_slave	Avalon Memory Mapped Slave	Double-click to export	[inclk_interfa	=0
		c0	Clock Output	Double-click to export	altpll_0_c0	
	-	areset_conduit	Conduit	Double-click to export		
		locked_conduit	Conduit	Double-click to export		
		phasedone_conduit	Conduit	Double-click to export		
1		□ uart_0	UART (RS-232 Serial Port)			
		clk	Clock Input	Double-click to export	unconnected	
		reset	Reset Input	Double-click to export	[clk]	
		s1	Avalon Memory Mapped Slave	Double-click to export	[clk]	=0
		external_connection	Conduit	Double-click to export		
1		☐ Rsa256Wrapper_0	Rsa256Wrapper			
		avalon_master_0	Avalon Memory Mapped Master	Double-click to export	[clock_sink]	
	$   \diamond   \longrightarrow$	reset_sink	Reset Input	Double-click to export	[clock_sink]	
	$\diamond \longrightarrow \diamond \longrightarrow$	clock_sink	Clock Input	Double-click to export	unconnected	




#### Idea of these connections:

DE2-115 clock (clk\_in) is used by altpll to generate the clock (c0) for uart-rs232 & rsa module




Similarly, these connection means the reset signal from DE2-115 works as reset signal for altpll, uart-rs232, and rsa module.




Master-slave pair in this lab


#### Generate Qsys module



#### Generate Qsys module



### Include generated Qsys module



#### Instantiate Qsys module

- Finally, remember to instantiate the generate Qsys module.
  - For the module I/O, refer to xxx.v in the same directory of xxx.qip

