# RTOS Documentation

Kathleen Chung

kklchung@uwaterloo.ca

Connor Cimowsky

ccimowsky@uwaterloo.ca

Christian De Angelis

cdeangel@uwaterloo.ca

Jaclyne Ooi

jpooi@uwaterloo.ca

April 1, 2014

#### Abstract

This document describes a real-time operating system for the Keil MCB1700 Evaluation Board. It examines the design of the operating system, documents user-facing primitives, and provides an analysis of system performance.

# Contents

1	1 Design Description		
	1.1	Opera	ting System Initialization
		1.1.1	Memory Initialization
		1.1.2	Process Initialization
	1.2	Memo	bry Management
		1.2.1	Heap Data Structure 6
		1.2.2	Requesting Memory Blocks 6
		1.2.3	Releasing Memory Blocks 6
	1.3	Proces	ss Management
		1.3.1	Process Control Structures
		1.3.2	Releasing the Processor
		1.3.3	Process Priority
		1.3.4	Interprocess Communication
	1.4	Interr	upt Processes
		1.4.1	Timer I-Process
		1.4.2	UART I-Process
	1.5	Syster	m Processes
		1.5.1	Null Process
		1.5.2	KCD Process
		1.5.3	CRT Process
	1.6	User I	Processes
		1.6.1	Test Processes
		1.6.2	Wall Clock Process
		1.6.3	Set Priority Command Process
		1.6.4	Stress Test Processes

<b>2</b>	Tim	ing Analysis 2	0
	2.1	Experimental Design	0
	2.2	Time Measurements	1
		2.2.1 request_memory_block 2	1
		2.2.2 send_message 2	
			1
3	Less	sons Learned 2	<b>2</b>
	3.1	Version Control	2
	3.2	Simulation	2
	3.3	Documentation	3
	3.4		3
	3.5	Data Structure Allocation	4
$\mathbf{A}_{\mathbf{l}}$	open	dices 2	4
$\mathbf{A}$	Con	figuration 2	5
	A.1	Parameters	5
	A.2	Macros	5
$\mathbf{B}$	Glo	bal Variables 2	6
	B.1	Memory	6
	B.2	·	6
	В.3	Timer I-Process	7
	B.4		8
	B.5	KCD Process	-
	B.6		9

# List of Algorithms

1	Requesting Memory Blocks	6
2	Releasing Memory Blocks	7
3	Releasing the Processor	9
4	Context Switching	10
5	Process Priority	11
6	Sending Messages	12
7	Sending Delayed Messages	13
8	Receiving Messages	13
9	Timer I-Process	14
10	UART I-Process	15
11	Null Process	16
12	KCD Process	17
13	CRT Process	18

# List of Figures

1.1	The memory heap	6
1.2	A process control queue (lower priorities omitted)	8
1.3	Data Flow of Input Characters	16
1.4	Data Flow of Output Characters	16

# Chapter 1

# Design Description

# 1.1 Operating System Initialization

Once the operating system image has been copied to the LPC1768's onchip ROM, execution can be initiated by pressing the RESET button on the MCB1700 board. The address of the main function is then loaded into the program counter and the CPU begins fetching and executing instructions. Subsequently, the board's hardware components (e.g., LEDs, timers, serial controllers) are initialized.

# 1.1.1 Memory Initialization

Now that the board's hardware is ready, it is necessary to initialize global data structures such as process control queues and the keyboard command registry. Most importantly, a portion of the on-chip SRAM is divided into fixed-size blocks (see Appendix A) and inserted into the global memory heap.

#### 1.1.2 Process Initialization

Upon completion of memory initialization, this procedure iterates through the process initialization table and performs three tasks. First, it populates the process control block (PCB) for each process. Next, each PCB is placed in the ready queue (unless it is an i-process, since these processes are invoked by interrupt handlers). Finally, a stack frame is allocated for each process and the resulting stack pointer is stored in its PCB. At this point, the first process can be scheduled by invoking release\_processor.

# 1.2 Memory Management

# 1.2.1 Heap Data Structure

The memory heap structure is implemented using a generic linked list. Each node in the list represents a single memory block that can be requested by invoking the request\_memory\_block primitive and released by invoking the release\_memory\_block primitive. Nodes in the memory heap are spaced apart using a predefined block size (see Appendix A).

Figure 1.1: The memory heap



#### 1.2.2 Requesting Memory Blocks

When a process invokes request\_memory\_block, the operating system first checks if the heap is empty. If so, it will block and then preempt the caller. Otherwise, the next available memory block is popped from the heap and returned.

#### **Algorithm 1** Requesting Memory Blocks

```
1: procedure K_REQUEST_MEMORY_BLOCK()
2: while mem_heap is empty do
3: K_ENQUEUE_BLOCKED_ON_MEMORY_PROCESS(cur_proc)
4: K_RELEASE_PROCESSOR()
5: end while
6: mem_blk ← POP(mem_heap)
7: return mem_blk
8: end procedure
```

# 1.2.3 Releasing Memory Blocks

When a process invokes release\_memory\_block, the operating system first ensures that the provided address points to a valid memory block. If so,

the block is pushed onto the heap. If another process is blocked on memory, it will be unblocked and preemption will take place if necessary.

#### **Algorithm 2** Releasing Memory Blocks

```
1: procedure K_RELEASE_MEMORY_BLOCK(mem_blk)
2:
      if mem\_blk is invalid then
3:
          return RTOS ERR
4:
      end if
5:
      PUSH(mem\_blk, mem\_heap)
      if blocked_on_memory_queue is not empty then
6:
 7:
          blocked\_proc \leftarrow \texttt{K\_DEQUEUE\_BLOCKED\_ON\_MEMORY\_PROCESS}()
8:
          blocked\_proc.state \leftarrow \texttt{READY}
          K_ENQUEUE_READY_PROCESS(blocked_proc)
9:
10:
          K_RELEASE_PROCESSOR()
11:
       end if
12:
      return RTOS_OK
13: end procedure
```

# 1.3 Process Management

#### 1.3.1 Process Control Structures

Each process in the operating system is modelled by a process control block. This data structure contains the stack pointer, PID, priority, state, and message queue of a given process.

Depending on their state, processes can be placed in one of three process control queues. The first is the ready queue, which contains processes in the NEW and READY states. The second is the blocked-on-memory queue, which contains processes that are in the BLOCKED\_ON\_MEMORY state. The third is the blocked-on-receive queue, which contains processes that are in the BLOCKED\_ON\_RECEIVE state.

first last first | last first last first last | first | last next next next 0x100071e0 0x100069e0 0x100065e0 7 13 11 HIGHEST HIGHEST HIGHEST READY READY READY

Figure 1.2: A process control queue (lower priorities omitted)

## 1.3.2 Releasing the Processor

Since time slicing is not employed by the operating system, it is frequently necessary for a process to relinquish its usage of the processor. This mechanism is provided by the release\_processor primitive.

When invoked, this procedure uses the scheduler to select the next process for execution. If the priority of the selected process is greater than or equal to that of the currently executing process, a context switch will occur. Otherwise, the caller will resume execution.

# 1.3.3 Process Priority

As mentioned in the previous section, each process has a priority which is used to enforce correct precedence during scheduling, blocking, and preemption operations.

Processes may retrieve and modify the scheduling priority of themselves or other processes using two primitives: get\_process\_priority and set\_process\_priority. If a process's priority is changed while it resides in a process control queue, it is removed and then reinserted into the queue corresponding to its new priority. The release\_processor primitive is then invoked to ensure that preemption will occur if necessary.

#### **Algorithm 3** Releasing the Processor

```
1: procedure K_RELEASE_PROCESSOR()
       if ready_queue is empty then
2:
          return RTOS_OK
                                  ▶ Do nothing if the ready queue is empty
3:
4:
       end if
       next\_proc \leftarrow \texttt{K\_DEQUEUE\_READY\_PROCESS}() \triangleright Invoke the scheduler
5:
       if cur\_proc.state \neq \texttt{BLOCKED} then
6:
7:
          if next_proc.priority > cur_proc.priority then
              return RTOS OK
                                        ▷ Do nothing if the priority is lower
8:
          end if
9:
       end if
10:
       K_CONTEXT_SWITCH(cur_proc, next_proc)
11:
12:
       return RTOS_OK
13: end procedure
14: procedure K_DEQUEUE_READY_PROCESS()
       for i \leftarrow 0 to NUM_PRIORITIES do

⊳ Start at highest priority

15:
          if ready\_queue[i] is not empty then
16:
              return DEQUEUE(ready_queue[i])
17:
          end if
18:
       end for
19:
20:
       return NULL
21: end procedure
```

#### Algorithm 4 Context Switching

```
1: procedure K_CONTEXT_SWITCH(prev_proc, next_proc)
2:
       next\_state \leftarrow next\_proc.state
       if next\_state \neq NEW and next\_state \neq READY then
3:
                                \triangleright Do nothing if next\_proc is unable to execute
           return
 4:
       end if
5:
       if prev_proc.state = EXECUTING then
 6:
 7:
           prev\_proc.state \leftarrow \texttt{READY}
           K_ENQUEUE_READY_PROCESS(prev_proc)
8:
       end if
9:
       prev\_proc.sp \leftarrow \_\_GET\_MSP()
10:
       next\_proc.state \leftarrow \texttt{EXECUTING}
11:
        \_\_SET\_MSP(next\_proc.sp)
12:
       if next\_state = NEW then
13:
                          ▶ For new processes, pop the exception stack frame
14:
           __RTE()
       end if
15:
16: end procedure
```

### 1.3.4 Interprocess Communication

Messages are sent between processes using message envelopes. Each process has a 'mailbox', implemented as a queue of message envelopes.

Each message is modelled by two parts: a header used by the operating system, and an envelope used by the sender and recipient. The header contains the PID of the sender and recipient, as well as an expiry time for delayed messages. The envelope contains the message type and the data to be sent.

To send a message, a process must first invoke request\_memory\_block for an envelope. It then populates the envelope and invokes send\_message, which populates the header and dispatches the message to the recipient. If necessary, the recipient will be unblocked and release\_processor will be invoked so that preemption may occur; otherwise, control will be returned to the caller.

The procedure for delayed message sending is similar, with the added requirement that an expiration time is included in the header. When invoked,

```
Algorithm 5 Process Priority
 1: procedure K_GET_PROCESS_PRIORITY(proc)
 2:
       if proc.pid is invalid then
 3:
          return RTOS ERR
 4:
       end if
       return proc.priority
 5:
 6: end procedure
 7: procedure K_SET_PROCESS_PRIORITY(proc, priority)
 8:
       if proc.pid is invalid or priority is invalid then
 9:
          return RTOS ERR
       end if
10:
       if proc.priority = priority then
11:
                                  ▷ Do nothing if the priority is unchanged
          return RTOS OK
12:
       end if
13:
       if proc.state = NEW \text{ or } proc.state = READY \text{ then}
14:
          REMOVE_FROM_QUEUE(proc, ready_queue)
15:
16:
          proc.priority \leftarrow priority
17:
          K_{ENQUEUE\_READY\_PROCESS}(proc)
       else if proc.state = \texttt{BLOCKED\_ON\_MEMORY} then
18:
          REMOVE_FROM_QUEUE(proc, blocked_on_memory_queue)
19:
          proc.priority \leftarrow priority
20:
          K_ENQUEUE_BLOCKED_ON_MEMORY_PROCESS(proc)
21:
       else if proc.state = BLOCKED_ON_RECEIVE then
22:
23:
          REMOVE_FROM_QUEUE(proc, blocked_on_receive_queue)
          proc.priority \leftarrow priority
24:
          K_{ENQUEUE\_BLOCKED\_ON\_RECEIVE\_PROCESS(proc)
25:
       else
26:
27:
          proc.priority \leftarrow priority
       end if
28:
29:
       K_RELEASE_PROCESSOR()
30:
       return RTOS_OK
```

31: end procedure

# Algorithm 6 Sending Messages 1: procedure K\_SEND\_MESSAGE(recipient, msg)

```
2:
      if recipient.pid is invalid then
3:
          return RTOS_ERR
      end if
4:
      if K_SEND_MESSAGE_HELPER(cur\_proc, recipient, msg) = 1 then
5:
          if recipient.priority \leq cur\_proc.priority then
6:
7:
             return K_RELEASE_PROCESSOR()
          end if
8:
      end if
9:
10:
      return RTOS_OK
11: end procedure
12: procedure K_SEND_MESSAGE_HELPER(sender, recipient, msg)
      msq.sender \leftarrow sender
13:
14:
      msg.recipient \leftarrow recipient
      ENQUEUE(msg, recipient.msg\_queue)
15:
      if recipient.state = BLOCKED_ON_RECEIVE then
16:
          REMOVE_FROM_QUEUE(recipient, blocked_on_receive_queue)
17:
          recipient.state \leftarrow \texttt{READY}
18:
19:
          K_ENQUEUE_READY_PROCESS(recipient)
20:
          return 1
                             ▷ 1 indicates that the recipient was unblocked
      else
21:
22:
          return 0
      end if
23:
24: end procedure
```

delayed\_send places the specified message in the timer i-process's message queue. As described in Section 1.4.1, the timer i-process will dispatch the message at the correct time.

#### Algorithm 7 Sending Delayed Messages

```
1: procedure K_DELAYED_SEND(recipient, msg, delay)
       if recipient.pid is invalid then
2:
3:
          return RTOS ERR
       end if
4:
       msq.expiry \leftarrow cur\_time + delay
5:
       msq.sender \leftarrow cur\_proc
6:
       msg.recipient \leftarrow recipient
 7:
       ENQUEUE(msq, timer\_i\_proc.msq\_queue)
8:
       return RTOS_OK
10: end procedure
```

When a process invokes receive\_message, the next message will be removed from its message queue and returned. If its message queue is empty, the process is blocked and then preempted using release\_processor.

#### Algorithm 8 Receiving Messages

```
1: procedure K_RECEIVE_MESSAGE(sender)
2: while cur_proc.msg_queue is empty do
3: K_ENQUEUE_BLOCKED_ON_RECEIVE_PROCESS(cur_proc)
4: K_RELEASE_PROCESSOR()
5: end while
6: msg ← DEQUEUE(cur_proc.msg_queue)
7: sender ← msg.sender
8: return msg
9: end procedure
```

# 1.4 Interrupt Processes

Both the timer and UART i-processes are scheduled exclusively by their respective interrupt handlers; they are never placed in process control struc-

tures (e.g., the ready queue). When an interrupt is received, the following operations are performed:

- The context of the currently executing process is pushed onto the stack
- The appropriate i-process is invoked
- If necessary, the currently executing process is preempted
- The previously saved context is popped off of the stack

#### 1.4.1 Timer I-Process

In order to provide timing services to the operating system, one of the LPC1768's on-chip timers was programmed to signal an interrupt once every millisecond. As described above, this means that the timer i-process will be scheduled at the same interval. The timer i-process is responsible for dispatching delayed messages (sent using delayed\_send) at the correct time. This is achieved through the use of a time counter and message queues (see appendices B.3.1 and B.3.2).

#### Algorithm 9 Timer I-Process

```
1: procedure TIMER_I_PROC()
2:
       msq \leftarrow \text{K_NON\_BLOCKING\_RECEIVE\_MESSAGE}()
3:
       SORTED_ENQUEUE(msg, timeout\_queue)
       while timeout_queue contains expired messages do
4:
5:
          expired\_msq \leftarrow \text{DEQUEUE}(timeout\_queue)
          K\_SEND\_MESSAGE\_HELPER(expired\_msq)
                                                           ▶ Non-preemptive
6:
          if expired\_msg.recipient.priority \leq cur\_proc.priority then
 7:
              ▷ preempt cur_proc on completion
8:
          end if
9:
10:
       end while
11: end procedure
```

#### 1.4.2 UART I-Process

The UART i-process handles interrupts representing two scenarios:

- A character has been entered (see Figure 1.3)
- A character is ready for display (see Figure 1.4)

As such, the UART i-process acts as an interface between the user-facing console and processes in the operating system. To handle input and output, the UART i-process maintains its state between interrupts using global variables (see Appendix B.4).

#### **Algorithm 10** UART I-Process

```
1: procedure UART_I_PROC()
       if input_char is available then
2:
3:
           if mem_heap is not empty then
                                                                 ▶ Avoid blocking
               msg \leftarrow \text{K_REQUEST\_MEMORY\_BLOCK}()
4:
               msg.type \leftarrow \texttt{MSG\_TYPE\_CRT\_DISP}
5:
               msg.data \leftarrow input\_char
 6:
 7:
               K\_SEND\_MESSAGE\_HELPER(uart\_i\_proc, crt\_proc, msg)
               ▶ preempt cur_proc on completion
8:
           end if
9:
           if input\_char \neq carriage return then
10:
               add input_char to input_buffer
11:
           else
12:
               msg \leftarrow \text{K\_REQUEST\_MEMORY\_BLOCK}()
13:
14:
               msg.type \leftarrow \texttt{MSG\_TYPE\_DEFAULT}
15:
               msg.data \leftarrow input\_buffer
               K_SEND_MESSAGE_HELPER(uart_i_proc, kcd_proc, msg)
16:


    preempt cur_proc on completion

17:
           end if
18:
       else if output_msg is available then
19:
           UART0 \leftarrow output\_msg.data[output\_msg\_index]
20:
21:
           output\_msq\_index \leftarrow output\_msq\_index + 1
22:
       end if
23: end procedure
```

Figure 1.3: Data Flow of Input Characters



Figure 1.4: Data Flow of Output Characters



# 1.5 System Processes

#### 1.5.1 Null Process

The null process has the lowest priority of any process in the operating system. Since the processor must always be busy, the null process acts as a fail-safe for situations when no other process can be executed. As such, the null process simply invokes release\_processor in an infinite loop.

#### Algorithm 11 Null Process

- 1: procedure NULL\_PROC()
- 2: while true do
- 3: RELEASE\_PROCESSOR()
- 4: end while
- 5: end procedure

#### 1.5.2 KCD Process

The Keyboard Command Decoder (KCD) process provides a console-like interface to users of the operating system. Upon receipt of a command registration message, it uses a global registry to associate the specified command with the message sender. Each time a line of input is entered into the console, the KCD process determines if it is prefixed with a registered command. If so, the input is forwarded to the corresponding process.

#### Algorithm 12 KCD Process

```
1: procedure KCD_PROC()
        while true do
 2:
 3:
           msg \leftarrow \text{RECEIVE\_MESSAGE}(sender)
           if msq.type = MSG TYPE KCD REG then
 4:
               reg \leftarrow \text{next unused } kcd\_reg \text{ entry}
 5:
 6:
               reg.id \leftarrow msg.data
               req.pid \leftarrow sender
 7:
           else if msg.type = MSG_TYPE_DEFAULT then
 8:
               id \leftarrow \text{first token of } msg.data
 9:
               if kcd_req contains id then
10:
                   dispatch\_msg \leftarrow \text{REQUEST\_MEMORY\_BLOCK}()
11:
                   dispatch\_msq.type \leftarrow \texttt{MSG} TYPE KCD DISPATCH
12:
13:
                   dispatch\_msq.data \leftarrow msq.data
                   SEND_MESSAGE(kcd\_req[id].pid, dispatch\_msq)
14:
               end if
15:
           end if
16:
           RELEASE_MEMORY_BLOCK(msg)
17:
       end while
18:
19: end procedure
```

#### 1.5.3 CRT Process

The CRT process forwards text to the system console. In order to achieve this, it repeatedly forwards received messages to the UART i-process. It then triggers a UART output interrupt so that the UART i-process may execute. The mechanism by which the UART i-process achieves interrupt-driven out-

put is outlined in Section 1.4.2.

# Algorithm 13 CRT Process

```
1: procedure CRT_PROC()
       while true do
2:
3:
          msq \leftarrow \text{RECEIVE\_MESSAGE}()
          if msg.type = MSG\_TYPE\_CRT\_DISP then
4:
5:
             SEND_MESSAGE(uart\_i\_proc, msg)
6:
          else
 7:
             RELEASE_MEMORY_BLOCK(msq)
8:
          end if
      end while
9:
10: end procedure
```

### 1.6 User Processes

#### 1.6.1 Test Processes

In order to ensure correct behaviour of the operating system, six user-level test processes are used to invoke kernel primitives and check for any incorrect results. These test processes use global variables to coordinate with each other and ensure that the operating system works as expected. Some of the key mechanisms that are tested include preemption, modification of process priority, memory block assignment, interprocess communication, and system processes such as the KCD and CRT processes.

#### 1.6.2 Wall Clock Process

The wall clock process uses delayed\_send to display a digital clock that updates every second. The process sends itself messages with a delay of one second, triggering "tick" updates. Each time the clock ticks, a message is sent to the CRT process using send\_message to display the current wall clock time. Upon startup, the wall clock process registers three keyboard commands (%WR, %WS, %WT) with the KCD process which allow the time to be set, reset, and stopped.

# 1.6.3 Set Priority Command Process

Upon startup, this process registers a keyboard command (%C) with the KCD process. This command is handled by invoking set\_process\_priority using the specified process identifier and priority.

#### 1.6.4 Stress Test Processes

When the %Z command is entered, these processes test the behaviour of the operating system under severe memory constraints. If the operating system is implemented correctly, the message "Process C" will be printed to the console every 10 seconds. In order to avoid a deadlock, the priority of process C must be greater than or equal to the priority of process A, as it is responsible for periodically releasing memory blocks.

# Chapter 2

# Timing Analysis

# 2.1 Experimental Design

To analyze the performance of our operating system, we programmed the LPC1768's second timer at a frequency of 100 MHz to measure the execution time of three primitives. These primitives are invoked by the time profiler process, which can be initiated using the %P command.

The following code fragment demonstrates the procedure for profiling the execution time of request\_memory\_block:

```
LPC_TIM1->TCR = TIMER_RESET;
LPC_TIM1->TCR = TIMER_START;

for (i = 0; i < NUM_CALLS; i++) {
    request_memory_block();
}

LPC_TIM1->TCR = TIMER_STOP;


/* execution time = LPC_TIM1->TC / NUM_CALLS */
```

For our analysis, we set NUM\_CALLS to 100 for each trial; this results in percall averages with 0.1 nanoseconds of precision. To eliminate the possibility of blocking (and thus preemption), we ensure that NUM\_CALLS memory blocks are available at the time of execution. For the same reason, we always invoke send\_message before receive\_message.


### 2.2 Time Measurements

The execution time of our trials was very consistent for each primitive, as the Cortex-M3 processor does not employ cache memory. In fact, the processor is described by ARM as "highly deterministic". Any variance in execution time is most likely due to pipeline stalls (e.g., resulting from branch hazards).


#### 2.2.1 request\_memory\_block



#### 2.2.2 send\_message



## 2.2.3 receive\_message



# Chapter 3

# Lessons Learned

#### 3.1 Version Control

At the very beginning of our project, we decided to use Git to manage the source code of our operating system. Paired with GitHub, it provided a robust system for ensuring code quality and minimizing bugs. Throughout the project, we obeyed a strict code review policy; all work was done in individual branches, submitted as a pull request, and then exhaustively reviewed by every member of the team before being merged into the master branch. This policy allowed us to catch several bugs that would have been incredibly difficult to catch in testing.

# 3.2 Simulation

For the majority of our first deliverable, we tested our operating system exclusively in the debugger provided by the Keil  $\mu$ Vision IDE. Before submitting the deliverable, we tested our code on the MCB1700 board; everything worked correctly. This substantiated our assumption that the debugger provided a close approximation to the hardware. In reality, as we discovered during our work on the second deliverable, there is a major difference: the SRAM on the MCB1700 board is not initialized the way it is in the debugger. This led to a number of serious bugs that only surfaced when we tested our code on the board. One of the most common bugs involved dealing with strings. Since we relied on the null character to delimit strings, there were portions of code which would work perfectly in the simulator and not on the

board. These types of bugs only appeared in the second deliverable, since message passing and console I/O both rely heavily on strings. After dealing with these bugs, we learned to write code more defensively and test our code primarily on the board instead of using the debugger.

#### 3.3 Documentation

Beginning with the first deliverable, we decided to write a portion of our documentation alongside each submission. In the time between the first and third deliverables, we compiled a structural description of each part of our project, wrote pseudocode for each major procedure, and completed most of the Lessons Learned section. This work greatly reduced the amount of time it took to complete our final report, as our documentation was nearly complete by the time we submitted the third deliverable.

#### 3.4 Linked Structures

Early on, we knew that we would need to store data in linked structures for different use cases. Since we wanted to avoid coupling these data structures with the type of data they were storing, we chose to make a generic node structure, node\_t:

```
typedef struct node_t {
    struct node_t *mp_next;
    U32 m_val;
} node_t;
```

We then designed our linked structures to point to nodes of this type. For example, queue\_t:

```
typedef struct queue_t {
   node_t *mp_first;
   node_t *mp_last;
} queue_t;
```

This way, we can declare new node types with additional members for different use cases. For example, here is a process control block:

```
typedef struct k_pcb_t {
    struct k_pcb_t *mp_next;
    U32 *mp_sp;
    U32 m_pid;
    PRIORITY_E m_priority;
    PROC_STATE_E m_state;
    queue_t m_msg_queue;
} k_pcb_t;
```

As long as the first member is still a pointer to the next node, our linked structures will accommodate these nodes. Creating these generic linked structures saved us a great deal of time in later deliverables.

## 3.5 Data Structure Allocation

Until the last deliverable, we allocated data structures in the memory\_init routine. For example, here is the ready queue:

```
queue_t *gp_ready_queue[NUM_PRIORITIES];

for (i = 0; i < NUM_PRIORITIES; i++) {
    gp_ready_queue[i] = (queue_t *)p_end;
    queue_init(gp_ready_queue[i]);
    p_end += sizeof(queue_t);
}</pre>
```

This approach unnecessarily adds complexity to our code and also led to quite a few time-consuming bugs at the beginning of the project. To fix it, we began to statically allocate our data structures in the operating system image. Here is the same example using static allocation:

```
queue_t g_ready_queue[NUM_PRIORITIES];

for (i = 0; i < NUM_PRIORITIES; i++) {
    queue_init(&g_ready_queue[i]);
}</pre>
```

As a result, our data structures are less error-prone and our code is easier to read. This is the solution that we should have used at the beginning.

# Appendix A

# Configuration

# A.1 Parameters

The following parameters can be adjusted to tune the operating system:

NUM_BLOCKS	Number of memory blocks to be placed in the heap.
BLOCK_SIZE	Size, in bytes, of each memory block in the heap.
USR_SZ_STACK	Size, in bytes, of the stack frame for each process.
NUM_KCD_REG	Maximum number of keyboard commands that can
	be registered using the KCD process.
KCD_REG_LENGTH	Maximum length of each command identifier.
MSG_LOG_SIZE	Number of recent messages to be logged.
MSG_LOG_LEN	Number of characters to be logged for each message.
NUM_TEST_PROCS	Number of user test processes.

# A.2 Macros

The following macros can be defined to achieve additional behaviour:

DEBUG_0	Allow user test processes to print to the console.
DEBUG_1	Enable verbose output for debugging purposes.
DEBUG_LED	Monitor the memory heap using the on-board LEDs.
DEBUG_HOTKEYS	Enable the debug hotkeys (defined in the README).
DEBUG_TIMER	Scale the timer for debugging in the simulator.
DEBUG_DEMO	Leave the user test processes in a blocked state.

# Appendix B

# Global Variables

# B.1 Memory

#### B.1.1 g\_heap

During the memory initialization process, part the LPC1768's on-chip SRAM is divided into memory blocks. In order to efficiently serve the needs of processes, the operating system uses a linked list to manage these blocks.

# B.1.2 gp\_heap\_begin\_addr, gp\_heap\_end\_addr

These variables are set during the memory initialization process and are used for bounds checking in release\_memory\_block.

# B.1.3 gp\_stack

A pointer to the top of the stack. Used during initialization to provide a stack frame for each process.

# B.2 Processes

# B.2.1 g\_pcbs

An array of process control blocks for each process in the system. Indexed by PID for constant time access (e.g., from send\_message).

#### B.2.2 g\_proc\_table

An array containing the information required (e.g., PID, priority, entry point) to initialize the process control block for each process in the system.

#### B.2.3 gp\_current\_process

A pointer to the PCB of the currently executing process. Used mainly for process control purposes (e.g., release\_processor).

#### B.2.4 g\_ready\_queue

Implemented as an array of queues (one queue for each priority) containing pointers to process control blocks. Used by release\_processor for scheduling processes.

#### B.2.5 g\_blocked\_on\_memory\_queue

An array of queues (one queue for each priority) containing pointers to process control blocks. Used by request\_memory\_block and release\_-memory\_block for blocking and unblocking processes.

# B.2.6 g\_blocked\_on\_receive\_queue

An array of queues (one queue for each priority) containing pointers to process control blocks. Used by send\_message and receive\_message for blocking and unblocking processes.

### **B.3** Timer I-Process

## B.3.1 g\_timer\_count

The current system time. Used for determining when delayed messages have expired. Incremented each time a timer interrupt is received (1 ms intervals).

#### B.3.2 g\_timeout\_queue

A queue of messages that have not yet expired. Sorted by expiry time. Used for dispatching delayed messages at the correct time.

#### B.3.3 g\_timer\_preemption\_flag

Used to indicate whether the timer interrupt handler should preempt the currently executing process on completion of the timer i-process.

## **B.4** UART I-Process

#### B.4.1 g\_input\_buffer

A buffer containing characters that have been entered by the user since the last carriage return.

### B.4.2 g\_input\_buffer\_index

The next available index of the input buffer. Incremented each time a character is appended to the input buffer.

# B.4.3 gp\_cur\_msg

A pointer to the message currently being printed to the console.

# B.4.4 g\_output\_buffer\_index

The index of the next character of gp\_cur\_msg to be printed to the console.

# B.4.5 g\_uart\_preemption\_flag

Used to indicate whether the UART interrupt handler should preempt the currently executing process on completion of the UART i-process.

### B.5 KCD Process

#### B.5.1 g\_kcd\_reg

An array containing keyboard commands that have been registered by other processes (e.g., the wall clock process).

## B.6 Wall Clock Process

#### B.6.1 g\_wall\_clock\_start\_time

The system time at which the wall clock was started. Used for computing the elapsed time for display on the console.

#### B.6.2 g\_wall\_clock\_start\_time\_offset

The start time specified by the '%WS hh:mm:ss' command. Used for computing the elapsed time for display on the console.

### B.6.3 g\_wall\_clock\_running

A flag used to indicate if the wall clock is currently running. Enables support for pausing and resuming the wall clock.