## RTOS Documentation

Kathleen Chung

kklchung@uwaterloo.ca

Connor Cimowsky

ccimowsky@uwaterloo.ca

Christian De Angelis

cdeangel@uwaterloo.ca

Jaclyne Ooi

jpooi@uwaterloo.ca

March 29, 2014

#### Abstract

This document describes a real-time operating system for the Keil MCB1700 Evaluation Board. It examines the design of the operating system, documents user-facing primitives, and provides an analysis of system performance.

## Contents

$\operatorname{Des}$	ign De	escription 5
1.1	Opera	ting System Initialization
	1.1.1	Memory Initialization
	1.1.2	Process Initialization
1.2	Memo	ry Management
	1.2.1	Heap Data Structure 6
	1.2.2	Requesting Memory Blocks 6
	1.2.3	Releasing Memory Blocks 6
1.3	Proces	ss Management
	1.3.1	Process Control Structures
	1.3.2	Releasing the Processor
	1.3.3	Process Priority
	1.3.4	Interprocess Communication
1.4	Syster	m Processes
	1.4.1	Null Process
	1.4.2	KCD Process
	1.4.3	CRT Process
1.5	Interr	upt Processes
	1.5.1	Timer I-Process
	1.5.2	UART I-Process
1.6	User I	Processes
	1.6.1	Wall Clock Process
	1.6.2	Set Priority Command Process
	1.6.3	Test Processes
Less	$\mathbf{sons}  \mathbf{L}$	earned 19
2.1	Versio	n Control
2.2		ation
	1.1 1.2 1.3 1.4 1.5 1.6	1.1.1 1.1.2 1.2 Memore 1.2.1 1.2.2 1.2.3 1.3 Process 1.3.1 1.3.2 1.3.3 1.3.4 1.4 System 1.4.1 1.4.2 1.4.3 1.5 Interm 1.5.1 1.5.2 1.6 User Interm 1.6.2 1.6.3 Lessons L 2.1 Version

	2.3	Documentation	20											
Aı	Appendices													
$\mathbf{A}$		oal Variables	21											
		Memory												
	A.2	Processes	21											
	A.3	Timer I-Process	22											
	A.4	UART I-Process	23											
	A.5	KCD Process	24											
	A 6	Wall Clock Process	24											

# List of Algorithms

1	Requesting Memory Blocks	6
2	Releasing Memory Blocks	7
3	Releasing the Processor	9
4	Context Switching	10
5	Process Priority	11
6	Sending Messages	12
7	Sending Delayed Messages	13
8	Receiving Messages	13
9	Null Process	14
10	KCD Process	14
11	CRT Process	15
12	Timer I-Process	16
13	UART I-Process	17

# List of Figures

1.1	Data Flow of Input Characters									17
1.2	Data Flow of Output Characters									18

## Chapter 1

## Design Description

## 1.1 Operating System Initialization

Once the operating system image has been copied to the LPC1768's onchip ROM, execution can be initiated by pressing the RESET button on the MCB1700 board. The address of the main function is then loaded into the program counter and the CPU begins fetching and executing instructions. Subsequently, the board's hardware components (e.g., LEDs, timers, serial controllers) are initialized.

## 1.1.1 Memory Initialization

Now that the board's hardware is ready, it is necessary to initialize global data structures such as process control queues and the keyboard command registry. Most importantly, a portion of the on-chip SRAM is divided into fixed-size blocks and inserted into the global memory heap.

#### 1.1.2 Process Initialization

Upon completion of memory initialization, this procedure iterates through the process initialization table and performs three tasks. First, it populates the process control block (PCB) for each process. Next, each PCB is placed in the ready queue (unless it is an i-process, since these processes are invoked by interrupt handlers). Finally, a stack frame is allocated for each process and the resulting stack pointer is stored in its PCB. At this point, the first process can be scheduled by invoking release\_processor.

## 1.2 Memory Management

#### 1.2.1 Heap Data Structure

Our memory heap structure is implemented using a generic linked list. Each node in the list represents a single memory block that can be requested by invoking the request\_memory\_block primitive and released by invoking the release\_memory\_block primitive. Nodes in the memory heap are spaced apart using a predefined block size.

## 1.2.2 Requesting Memory Blocks

When a process invokes request\_memory\_block, the operating system first checks if any blocks are available in the heap. If the heap is empty, the kernel enqueues the caller in the blocked-on-memory queue and invokes release\_processor so that preemption may occur. Otherwise, a pointer to the next available memory block is popped from the heap. This pointer is then incremented by a predefined offset to compensate for message envelope headers and then returned to the caller.

#### Algorithm 1 Requesting Memory Blocks

```
1: procedure K_REQUEST_MEMORY_BLOCK()
2: while mem_heap is empty do
3: K_ENQUEUE_BLOCKED_ON_MEMORY_PROCESS(cur_proc)
4: K_RELEASE_PROCESSOR()
5: end while
6: mem_blk ← POP(mem_heap)
7: return mem_blk
8: end procedure
```

## 1.2.3 Releasing Memory Blocks

When a process invokes release\_memory\_block, the operating system first ensures that the provided address corresponds to a valid memory block. If valid, the block is then pushed onto the heap. Next, if the blocked-on-memory queue is non-empty, the highest-priority process that is blocked on

memory is moved to the ready queue. Finally, release\_processor is invoked so that the caller can be preempted if necessary.

#### **Algorithm 2** Releasing Memory Blocks

```
1: procedure K_RELEASE_MEMORY_BLOCK(mem_blk)
2:
      if mem\_blk is invalid then
3:
          return RTOS ERR
4:
      end if
5:
      PUSH(mem\_blk, mem\_heap)
      if blocked_on_memory_queue is not empty then
6:
 7:
          blocked\_proc \leftarrow \texttt{K\_DEQUEUE\_BLOCKED\_ON\_MEMORY\_PROCESS}()
          blocked\_proc.state \leftarrow \texttt{READY}
8:
          K_ENQUEUE_READY_PROCESS(blocked_proc)
9:
10:
          K_RELEASE_PROCESSOR()
11:
       end if
12:
      return RTOS_OK
13: end procedure
```

## 1.3 Process Management

#### 1.3.1 Process Control Structures

In order to fairly manage resource usage, each process in the operating system is modelled by a process control block. Each PCB contains the stack pointer, PID, priority, state, and message queue of the process it represents. Using PIDs as indices, a global array stores a pointer to each PCB for constant time access by process control primitives.

Our operating system maintains three queues in which PCBs are stored according to their scheduling priority. The first is the ready queue, which contains processes in the NEW and READY states. The second is the blocked-on-memory queue, which contains processes that are waiting on a memory block and are thus in the BLOCKED\_ON\_MEMORY state. The third is the blocked-on-receive queue, which contains processes that are waiting to receive a message and are thus in the BLOCKED\_ON\_RECEIVE state.

#### 1.3.2 Releasing the Processor

Since our operating system does not employ time slicing, it is often necessary for a process to relinquish usage of the processor. This mechanism is provided by our operating system and can be employed by invoking the release\_processor primitive.

When invoked, this primitive uses the scheduler to determine which process should be executed next. To do this, the scheduler iterates through the ready queue in order of decreasing priority, exercising a first-in first-out (round-robin) scheduling policy for processes of the same priority.

Once a process has been selected by the scheduler, a context switch will only occur if its priority is greater than or equal to that of the currently executing process. Otherwise, the caller will resume execution.

In order to perform a context switch, the context of the current process (i.e., the current stack pointer) must be saved to its process control block. Next, the context of the selected process is restored (i.e., its stack pointer is restored). When the saved registers are popped from the stack pointer of the selected process, execution will resume at the point where it left off.

## 1.3.3 Process Priority

Each process has a priority which is stored in its PCB. This priority is used to enforce correct precedence during scheduling, blocking, and preemption operations.

Our operating system allows processes to retrieve and modify the scheduling priority of themselves or other processes by providing two primitives: get\_process\_priority and set\_process\_priority. If a process's priority is changed while it resides in a process control queue, it is removed and then reinserted into the queue corresponding to its new priority. The release\_processor primitive is then invoked to ensure that preemption will occur if necessary.

#### Algorithm 3 Releasing the Processor

```
1: procedure K_RELEASE_PROCESSOR()
       if ready_queue is empty then
2:
3:
           return RTOS_OK
                                    ▶ Do nothing if the ready queue is empty
4:
       end if
       next\_proc \leftarrow \texttt{K\_DEQUEUE\_READY\_PROCESS}() \triangleright Invoke the scheduler
5:
       if cur\_proc.state \neq \texttt{BLOCKED} then
6:
7:
           if next_proc.priority > cur_proc.priority then
              return RTOS OK
                                          ▷ Do nothing if the priority is lower
8:
           end if
9:
       end if
10:
       K_CONTEXT_SWITCH(cur_proc, next_proc)
11:
12:
       return RTOS_OK
13: end procedure
14: procedure K_DEQUEUE_READY_PROCESS()
       \mathbf{for}\ i \leftarrow 0\ \mathbf{to}\ \mathtt{NUM\_PRIORITIES}\ \mathbf{do}
15:
           if ready\_queue[i] is not empty then
16:
              return DEQUEUE(ready_queue[i])
17:
           end if
18:
       end for
19:
       return NULL
20:
21: end procedure
```

#### Algorithm 4 Context Switching

```
1: procedure K_CONTEXT_SWITCH(prev_proc, next_proc)
       next\_state \leftarrow next\_proc.state
       if next\_state \neq NEW and next\_state \neq READY then
3:
           return
                                \triangleright Do nothing if next\_proc is unable to execute
 4:
       end if
5:
       if prev_proc.state = EXECUTING then
 6:
 7:
           prev\_proc.state \leftarrow \texttt{READY}
           K_ENQUEUE_READY_PROCESS(prev_proc)
8:
       end if
9:
       prev\_proc.sp \leftarrow \_\_GET\_MSP()
10:
       next\_proc.state \leftarrow \texttt{EXECUTING}
11:
        \_\_SET\_MSP(next\_proc.sp)
12:
       if next\_state = NEW then
13:
                          ▶ For new processes, pop the exception stack frame
14:
           __RTE()
       end if
15:
16: end procedure
```

### 1.3.4 Interprocess Communication

Messages are sent between processes using message envelopes. Each PCB has a 'mailbox', implemented as a queue of message envelopes.

There are two structures used to represent messages: a kernel-facing message header containing the information required for communication, and a user-facing message envelope which contains only the data that is relevant to the sender and recipient. The header includes the PID of the sender, the PID of the recipient, and an expiry time. The user-facing envelope only contains the message type and the message data itself.

When a process wishes to send a message, it will first invoke request\_-memory\_block for the envelope. It then populates the message envelope fields and invokes send\_message. This primitive populates the message header fields and enqueues the message in the recipient's message queue. If necessary, the recipient will be unblocked and release\_processor will be invoked so that preemption may occur; otherwise, control will be returned to the caller.

```
Algorithm 5 Process Priority
 1: procedure K_GET_PROCESS_PRIORITY(proc)
 2:
       if proc.pid is invalid then
 3:
          return RTOS ERR
 4:
       end if
       return proc.priority
 5:
 6: end procedure
 7: procedure K_SET_PROCESS_PRIORITY(proc, priority)
 8:
       if proc.pid is invalid or priority is invalid then
 9:
          return RTOS ERR
       end if
10:
       if proc.priority = priority then
11:
                                  ▷ Do nothing if the priority is unchanged
          return RTOS OK
12:
       end if
13:
       if proc.state = NEW or proc.state = READY then
14:
          REMOVE_FROM_QUEUE(proc, ready_queue)
15:
16:
          proc.priority \leftarrow priority
17:
          K_{ENQUEUE\_READY\_PROCESS}(proc)
       else if proc.state = \texttt{BLOCKED\_ON\_MEMORY} then
18:
          REMOVE_FROM_QUEUE(proc, blocked_on_memory_queue)
19:
          proc.priority \leftarrow priority
20:
          K_ENQUEUE_BLOCKED_ON_MEMORY_PROCESS(proc)
21:
       else if proc.state = BLOCKED_ON_RECEIVE then
22:
23:
          REMOVE_FROM_QUEUE(proc, blocked_on_receive_queue)
          proc.priority \leftarrow priority
24:
          K_{ENQUEUE\_BLOCKED\_ON\_RECEIVE\_PROCESS(proc)
25:
       else
26:
27:
          proc.priority \leftarrow priority
       end if
28:
29:
       K_RELEASE_PROCESSOR()
30:
       return RTOS_OK
```

31: end procedure

#### Algorithm 6 Sending Messages

```
1: procedure K_SEND_MESSAGE(recipient, msq)
2:
      if recipient.pid is invalid then
3:
          return RTOS ERR
      end if
4:
      if K_SEND_MESSAGE_HELPER(cur\_proc, recipient, msg) = 1 then
5:
          if recipient.priority < cur\_proc.priority then
6:
             return K_RELEASE_PROCESSOR()
 7:
 8:
          end if
      end if
9:
      return RTOS_OK
10:
11: end procedure
12: procedure K_SEND_MESSAGE_HELPER(sender, recipient, msg)
      msq.sender \leftarrow sender
13:
      msq.recipient \leftarrow recipient
14:
15:
      ENQUEUE(msq, recipient.msg\_queue)
      if recipient.state = BLOCKED_ON_RECEIVE then
16:
          REMOVE_FROM_QUEUE(recipient, blocked_on_receive_queue)
17:
          recipient.state \leftarrow \texttt{READY}
18:
          K_ENQUEUE_READY_PROCESS(recipient)
19:
          return 1
                             ▷ 1 indicates that the recipient was unblocked
20:
      else
21:
          return 0
22:
23:
      end if
24: end procedure
```

The procedure for delayed message sending is similar, with the added requirement that an expiration time is included in the header. Instead of directly enqueueing the message in the recipient's message queue, delayed\_send enqueues the message in the timer i-process's message queue. As described in Section 1.5.1, the timer i-process will then take care of dispatching the message at the correct time.

When a process invokes receive\_message, the next message will be dequeued from its message queue and returned, as long as there is at least

#### Algorithm 7 Sending Delayed Messages

```
1: procedure K_DELAYED_SEND(recipient, msq, delay)
       if recipient.pid is invalid then
          return RTOS ERR
3:
       end if
4:
       msg.expiry \leftarrow cur\_time + delay
5:
       msq.sender \leftarrow cur\_proc
 6:
 7:
       msg.recipient \leftarrow recipient
       ENQUEUE(msq, timer_i\_proc.msg\_queue)
8:
       return RTOS_OK
9:
10: end procedure
```

one pending message in the queue. Otherwise, the process is placed in the blocked-on-receive queue and preempted using release\_processor.

#### Algorithm 8 Receiving Messages

```
1: procedure K_RECEIVE_MESSAGE(sender)
2: while cur_proc.msg_queue is empty do
3: K_ENQUEUE_BLOCKED_ON_RECEIVE_PROCESS(cur_proc)
4: K_RELEASE_PROCESSOR()
5: end while
6: msg ← DEQUEUE(cur_proc.msg_queue)
7: sender ← msg.sender
8: return msg
9: end procedure
```

## 1.4 System Processes

#### 1.4.1 Null Process

The null process has the lowest priority of any process in the operating system. Since the processor must always be busy, the null process acts as a fail-safe for situations when no other process can be executed. As such, the null process simply invokes release\_processor in an infinite loop.

#### Algorithm 9 Null Process

```
1: procedure NULL_PROC()
2: while true do
3: RELEASE_PROCESSOR()
4: end while
5: end procedure
```

#### 1.4.2 KCD Process

The Keyboard Command Decoder (KCD) process provides a console-like interface to users of the operating system. Upon receipt of a command registration message, it uses a global registry to associate the specified command with the message sender. Each time a line of input is entered into the console, the KCD process determines if it is prefixed with a registered command. If so, the input is forwarded to the corresponding process.

#### Algorithm 10 KCD Process

```
1: procedure KCD_PROC()
 2:
        while true do
           msq \leftarrow \text{RECEIVE\_MESSAGE}(sender)
 3:
 4:
           if msg.type = MSG_TYPE_KCD_REG then
               reg \leftarrow \text{next unused } kcd\_reg \text{ entry}
 5:
               reg.id \leftarrow msg.data
 6:
               req.pid \leftarrow sender
 7:
           else if msg.type = MSG_TYPE_DEFAULT then
 8:
               id \leftarrow \text{first token of } msg.data
 9:
               if kcd_req contains id then
10:
                   dispatch\_msq \leftarrow \text{REQUEST\_MEMORY\_BLOCK}()
11:
                   dispatch\_msg.type \leftarrow \texttt{MSG\_TYPE\_KCD\_DISPATCH}
12:
                   dispatch\_msg.data \leftarrow msg.data
13:
                   SEND_MESSAGE(kcd\_req[id].pid, dispatch\_msq)
14:
15:
               end if
           end if
16:
           RELEASE_MEMORY_BLOCK(msg)
17:
        end while
18:
19: end procedure
```

#### 1.4.3 CRT Process

The CRT process forwards text to the system console. In order to achieve this, it repeatedly forwards received messages to the UART i-process. It then triggers a UART output interrupt so that the UART i-process may execute. The mechanism by which the UART i-process achieves interrupt-driven output is outlined in Section 1.5.2.

#### Algorithm 11 CRT Process

```
1: procedure CRT_PROC()
      while true do
2:
3:
          msq \leftarrow \text{RECEIVE\_MESSAGE}()
          if msg.type = MSG_TYPE_CRT_DISP then
4:
             SEND_MESSAGE(uart\_i\_proc, msg)
5:
6:
          else
 7:
             RELEASE_MEMORY_BLOCK(msq)
          end if
8:
      end while
9:
10: end procedure
```

## 1.5 Interrupt Processes

Both the timer and UART i-processes are scheduled exclusively by their respective interrupt handlers; they are never placed in process control structures (e.g., the ready queue). When an interrupt is received, the following operations are performed:

- The context of the currently executing process is pushed onto the stack
- The appropriate i-process is invoked
- If necessary, the currently executing process is preempted
- The previously saved context is popped off of the stack

#### 1.5.1 Timer I-Process

In order to provide timing services to our operating system, we programmed one of the LPC1768's on-chip timers to signal an interrupt once every millisecond. As described above, this means that the timer i-process will be scheduled at the same interval. The timer i-process is responsible for dispatching delayed messages (sent using delayed\_send) at the correct time. This is achieved through the use of a time counter and message queues (see appendices A.3.1 and A.3.2).

#### **Algorithm 12** Timer I-Process

```
1: procedure TIMER_I_PROC()
       msq \leftarrow \text{K_NON\_BLOCKING\_RECEIVE\_MESSAGE}()
2:
       SORTED\_ENQUEUE(msq, timeout\_queue)
3:
4:
       while timeout_queue contains expired messages do
5:
          expired\_msq \leftarrow \text{DEQUEUE}(timeout\_queue)
          K\_SEND\_MESSAGE\_HELPER(expired\_msq)
                                                            ▶ Non-preemptive
6:
          if expired\_msg.recipient.priority \leq cur\_proc.priority then

    preempt cur_proc on completion

8:
          end if
9:
       end while
10:
11: end procedure
```

#### 1.5.2 UART I-Process

The UART i-process handles interrupts representing two scenarios:

- A character has been entered (see Figure 1.1)
- A character is ready for display (see Figure 1.2)

As such, the UART i-process acts as an interface between the user-facing console and processes in our operating system. To handle input and output, the UART i-process maintains its state between interrupts using global variables (see Appendix A.4).

#### Algorithm 13 UART I-Process

```
1: procedure UART_I_PROC()
 2:
       if input_char is available then
           if mem_heap is not empty then
                                                                  ▶ Avoid blocking
 3:
               msq \leftarrow \text{K_REQUEST\_MEMORY\_BLOCK}()
 4:
 5:
               msg.type \leftarrow \texttt{MSG\_TYPE\_CRT\_DISP}
 6:
               msg.data \leftarrow input\_char
 7:
               K\_SEND\_MESSAGE\_HELPER(uart\_i\_proc, crt\_proc, msg)
               \triangleright preempt cur\_proc on completion
 8:
           end if
 9:
           if input\_char \neq carriage return then
10:
               add input_char to input_buffer
11:
12:
           else
               msg \leftarrow \text{K_REQUEST\_MEMORY\_BLOCK}()
13:
               msg.type \leftarrow \texttt{MSG\_TYPE\_DEFAULT}
14:
               msg.data \leftarrow input\_buffer
15:
               K_SEND_MESSAGE_HELPER(uart_i_proc, kcd_proc, msg)
16:
               \triangleright preempt cur\_proc on completion
17:
18:
           end if
       else if output_msg is available then
19:
           UARTO \leftarrow output\_msq.data[output\_msq\_index]
20:
21:
           output\_msg\_index \leftarrow output\_msg\_index + 1
        end if
22:
23: end procedure
```

Figure 1.1: Data Flow of Input Characters





Figure 1.2: Data Flow of Output Characters



#### 1.6 User Processes

#### 1.6.1 Wall Clock Process

The wall clock process uses delayed\_send to display a digital clock that updates every second. The process sends itself messages with a delay of one second, triggering "tick" updates. Each time the clock ticks, a message is sent to the CRT process using send\_message to display the current wall clock time. Upon startup, the wall clock process registers three keyboard commands (%WR, %WS, %WT) with the KCD process which allow the time to be set, reset, and stopped.

## 1.6.2 Set Priority Command Process

Upon startup, this process registers a keyboard command (%C) with the KCD process. This command is handled by invoking set\_process\_priority using the specified process identifier and priority.

#### 1.6.3 Test Processes

In order to ensure the correct behaviour of our operating system, we use six user-level test processes to invoke kernel primitives and check for any incorrect results. These test processes use global variables to coordinate with each other and ensure that our operating system works as expected. Some of the key mechanisms that are tested include preemption, modification of process priority, memory block assignment, interprocess communication, and system processes such as the KCD and CRT processes.

## Chapter 2

## Lessons Learned

#### 2.1 Version Control

At the very beginning of our project, we decided to use Git to manage the source code of our kernel. Paired with GitHub, it provided a robust system for ensuring code quality and minimizing bugs. Throughout the project, we obeyed a strict code review policy; all work was done in individual branches, submitted as a pull request, and then exhaustively reviewed by every member of the team before being merged into the master branch. This policy allowed us to catch several bugs that would have been incredibly difficult to catch in testing.

## 2.2 Simulation

For the majority of our first deliverable, we tested our kernel exclusively in the debugger provided by the Keil  $\mu$ Vision IDE. Before submitting the deliverable, we tested our code on the MCB1700 board; everything worked correctly. This substantiated our assumption that the debugger provided a close approximation to the hardware. In reality, as we discovered during our work on the second deliverable, there is a major difference: the SRAM on the MCB1700 board is not initialized the way it is in the debugger. This led to a number of serious bugs that only surfaced when we tested our code on the board. One of the most common bugs involved dealing with strings. Since we relied on the null character to delimit strings, there were portions of code which would work perfectly in the simulator and not on the board. These

types of bugs only appeared in the second deliverable, since message passing and console I/O both rely heavily on strings. After dealing with these bugs, we learned to write code more defensively and test our code primarily on the board instead of using the debugger.

#### 2.3 Documentation

Beginning with the first deliverable, we decided to write a portion of our documentation alongside each submission. In the time between the first and third deliverables, we compiled a structural description of each part of our project, wrote pseudocode for each major kernel procedure, and completed the Lessons Learned section. This work greatly reduced the amount of time it took to complete our final report, as our documentation was nearly complete by the time we submitted the third deliverable.

## Appendix A

## Global Variables

## A.1 Memory

## A.1.1 g\_heap

During the memory initialization process, we allocate sections of SRAM into memory blocks. In order to efficiently serve the needs of processes, our operating system uses a linked list to manage these blocks.

## A.1.2 gp\_heap\_begin\_addr, gp\_heap\_end\_addr

These variables are set during the memory initialization process and are used for bounds checking in release\_memory\_block.

## A.1.3 gp\_stack

A pointer to the top of the stack. Used during initialization to provide a stack frame for each process.

## A.2 Processes

## A.2.1 g\_pcbs

An array of process control blocks for each process in the system. Indexed by PID for constant time access (e.g., from send\_message).

#### A.2.2 g\_proc\_table

An array containing the information required (e.g., PID, priority, entry point) to initialize the process control block for each process in the system.

#### A.2.3 gp\_current\_process

A pointer to the PCB of the currently executing process. Used mainly for process control purposes (e.g., release\_processor).

## A.2.4 g\_ready\_queue

Implemented as an array of queues (one queue for each priority) containing pointers to process control blocks. Used by release\_processor for scheduling processes.

#### A.2.5 g\_blocked\_on\_memory\_queue

An array of queues (one queue for each priority) containing pointers to process control blocks. Used by request\_memory\_block and release\_-memory\_block for blocking and unblocking processes.

## A.2.6 g\_blocked\_on\_receive\_queue

An array of queues (one queue for each priority) containing pointers to process control blocks. Used by send\_message and receive\_message for blocking and unblocking processes.

## A.3 Timer I-Process

## A.3.1 g\_timer\_count

The current system time. Used for determining when delayed messages have expired. Incremented each time a timer interrupt is received (1 ms intervals).

## A.3.2 g\_timeout\_queue

A queue of messages that have not yet expired. Sorted by expiry time. Used for dispatching delayed messages at the correct time.

### A.3.3 g\_timer\_preemption\_flag

Used to indicate whether the timer interrupt handler should preempt the currently executing process on completion of the timer i-process.

## A.4 UART I-Process

#### A.4.1 g\_input\_buffer

A buffer containing characters that have been entered by the user since the last carriage return.

### A.4.2 g\_input\_buffer\_index

The next available index of the input buffer. Incremented each time a character is appended to the input buffer.

## A.4.3 gp\_cur\_msg

A pointer to the message currently being printed to the console.

## A.4.4 g\_output\_buffer\_index

The index of the next character of gp\_cur\_msg to be printed to the console.

## A.4.5 g\_uart\_preemption\_flag

Used to indicate whether the UART interrupt handler should preempt the currently executing process on completion of the UART i-process.

## A.5 KCD Process

### A.5.1 g\_kcd\_reg

An array containing keyboard commands that have been registered by other processes (e.g., the wall clock process).

## A.6 Wall Clock Process

#### A.6.1 g\_wall\_clock\_start\_time

The system time at which the wall clock was started. Used for computing the elapsed time for display on the console.

### A.6.2 g\_wall\_clock\_start\_time\_offset

The start time specified by the '%WS hh:mm:ss' command. Used for computing the elapsed time for display on the console.

### A.6.3 g\_wall\_clock\_running

A flag used to indicate if the wall clock is currently running. Enables support for pausing and resuming the wall clock.