## **Table of Contents**

Michael B. Taylor	VII
Message from the Program Chair  Lieven Eeckhout	xi
Exploring Architectural Heterogeneity in Intelligent Vision Systems  Nandhini Chandramoorthy (The Pennsylvania State University), Giuseppe Tagliavini (University of Bologna), Kevin Irick (The Pennsylvania State University), Antonio Pullini (ETH Zurich), Siddharth Advani (The Pennsylvania State University), Sulaiman Al Habsi (The Pennsylvania State University), Matthew Cotter (The Pennsylvania State University), John Sampson (The Pennsylvania State University), Vijaykrishnan Narayanan (The Pennsylvania State University) and Luca Benini (University of Bologna / ETH Zurich)	1
BeBoP: A Cost Effective Predictor Infrastructure for Superscalar Value Prediction	. 13
VSR Sort: A Novel Vectorised Sorting Algorithm and Architecture Extensions for Future  Microprocessors  Timothy Hayes, Oscar Palomar, Osman Unsal, Adrian Cristal, Mateo Valero (Barcelona Supercomputing Center)	. 26
Increasing Multicore System Efficiency through Intelligent Bandwidth Shifting	. 39
Exploiting Compressed Block Size as an Indicator of Future Reuse	. 51
Talus: A Simple Way to Remove Cliffs in Cache Performance	. 64
Coordinated Static and Dynamic Cache Bypassing for GPUs	. 76
Priority-Based Cache Allocation for Throughput Processors  Dong Li (The University of Texas at Austin), Minsoo Rhu, Daniel R. Johnson (NVIDIA), Mike O'Connor (The University of Texas at Austin / NVIDIA), Mattan Erez (The University of Texas at Austin), Doug Burger (Microsoft), Donald S. Fussell (The University of Texas at Austin) and Stephen W. Keckler (The University of Texas at Austin) (NVIDIA)	. 89

Bamboo ECC: Strong, Safe, and Flexible Codes for Reliable Computer Memory	101
Jungrae Kim, Michael Sullivan, Mattan Erez (The University of Texas at Austin)	
XChange: A Market-based Approach to Scalable Dynamic Multi-resource Allocation in Multicore	
Architectures	113
Xiaodong Wang, José Martínez (Cornell University)	
Heterogeneous Memory Architectures: A HW/SW Approach for Mixing Die-stacked and Off-	
package Memories	
Mitesh Meswani, Sergey Blagodurov, David Roberts, John Slice, Mike Ignatowski, Gabriel Loh (Advanced Micro Devices)	
Event-based Scheduling for Energy-Efficient QoS (eQoS) in Mobile Web Applications	137
Domain Knowledge Based Energy Management in Handhelds	150
Nachiappan Chidambaram Nachiappan, Praveen Yedlapalli (Pennsylvania State University), Niranjan Soundararajan (Intel), Anand Sivasubramaniam, Mahmut Kandemir (Pennsylvania State University)	
Ravi Iyer (Intel), Chita R. Das (Pennsylvania State University)	
GPU Voltage Noise: Characterization and Hierarchical Smoothing of Spatial and Temporal	
Voltage Noise Interference in GPU Architectures	161
Jingwen Leng, Yazhou Zu, Vijay Janapa Reddi (The University of Texas at Austin)	
Mascar: Speeding up GPU Warps by Reducing Memory Pitstops	174
Ankit Sethia, Davoud Anoushe Jamshidi, Scott Mahlke (University of Michigan)	
Hierarchical Private/Shared Classification: the Key to Simple and Efficient Coherence for	
Clustered Cache Hierarchies	186
Alberto Ros (Universidad de Murcia), Mahdad Davari, Stefanos Kaxiras (Uppsala Universitet)	
Flask Coherence: A Morphable Hybrid Coherence Protocol to Balance Energy, Performance and	
Scalability	198
Lucia G. Menezo, Valentin Puente, Jose Angel Gregorio (Univ. de Cantabria)	
Prediction-Based Superpage-Friendly TLB Designs	210
Myrto Papadopoulou, Xin Tong (University of Toronto), Andre Seznec (INRIA), Andreas Moshovos (University of Toronto)	
Supporting Superpages in Non-Contiguous Physical Memory	223
Yu Du, Miao Zhou, Bruce R. Childers, Daniel Mossé, Rami Melhem (University of Pittsburgh)	
Paying to Save: Reducing Cost of Colocation Data Center via Rewards	235
Mohammad A. Islam, A.S.M. Hasan Mahmud, Shaolei Ren (Florida International University), Xiaorui Wang (The Ohio State University)	

Octopus-Man: QoS-Driven Task Management for Heterogeneous Multicore in Warehouse-Scale Computers	246
Vinicius Petrucci (Federal University of Bahia, Salvador), Michael A. Laurenzano (University of Michigan, Ann Arbor), John Doherty (University of Michigan, Ann Arbor), Yunqi Zhang (University of Michigan, Ann Arbor), Daniel Mossé (University of Pittsburgh, Pittsburgh), Jason Mars (University of Michigan, Ann Arbor), Lingjia Tang (University of Michigan, Ann Arbor)	240
Understanding the Virtualization 'Tax' of Scale-out Pass-Through GPUs in GaaS Clouds: An	
Empirical Study	259
Ming Liu (University of Florida), Tao Li (University of Florida), Neo Jia, Andy Currid, Vladimir Troy (NVIDIA)	233
Adrenaline: Pinpointing and Reining in Tail Queries with Quick Voltage Boosting	271
Chang-Hong Hsu (University of Michigan, Ann Arbor), Yunqi Zhang (University of Michigan, Ann Arbor), Michael A. Laurenzano (University of Michigan, Ann Arbor), David Meisner (Facebook, Inc.), Thomas Wenisch (University of Michigan, Ann Arbor), Jason Mars (University of Michigan, Ann Arbor), Lingjia Tang (University of Michigan, Ann Arbor), Ronald G. Dreslinski (University of Michigan, Ann Arbor)	
NDA: Near-DRAM Acceleration Architecture Leveraging Commodity DRAM Devices and Standard Memory Modules	. 283
Amin Farmahini-Farahani (University of Wisconsin-Madison), Jung Ho Ahn (Seoul National University), Katherine Morrow (University of Wisconsin-Madison), Nam Sung Kim (University of Wisconsin-Madison)	
Alloy: Parallel-Serial Memory Channel Architecture for Single-Chip Heterogeneous Processor	
Systems	296
Hao Wang (UW-Madison), Chang-Jae Park (Samsung Electronics), Gyung-su Byun (Southern Methodist University), Jung Ho Ahn (Seoul National University), Nam Sung Kim (UW-Madison)	
Reducing Read Latency of Phase Change Memory via Early Read and Turbo Read	309
CAFO: Cost Aware Flip Optimization for Asymmetric Memories	320
Rakan Maddah, Seyed Mohammad Seyedzadeh, Rami Melhem (University of Pittsburgh)	
Understanding GPU Errors on Large-scale HPC Systems and the Implications for System Design	
and Operation	331
Devesh Tiwari, Saurabh Gupta, James Rogers, Don Maxwell (ORNL), Paolo Rech (Federal University of Rio Grande do Sul), Sudharshan Vazhkudai (ORNL), Daniel Oliveira (Federal University of Rio Grande do Sul), Dave Londo (Cray Inc.), Nathan Debardeleben (LANL), Philippe Navaux, Luigi Carro (Federal University of Rio Grande do Sul), Arthur Bland (ORNL)	
High Performing Cache Hierarchies for Server Workloads	343
Aamer Jaleel, Joseph Nuzman, Adrian Moga, Simon Steely, Joel Emer (Intel)	

Unlocking Bandwidth for GPUs in CC-NUMA Systems	. 354
(NVIDIA), Thomas F. Wenisch (University of Michigan)	
Understanding Idle Behavior and Power Gating Mechanisms in the Context of Modern Benchmarks on CPU-GPU Integrated Systems	366
Manish Arora (AMD Research and UC San Diego), Srilatha Manne (Cavium Networks), Indrani Paul (AMD Research and Georgia Tech), Nuwan Jayasena (AMD Research), Dean M. Tullsen (UC San Diego)	1
Power Punch: Towards Non-blocking Power-gating of NoC Routers	. 378
Augmenting Low-latency HPC Network with Free-space Optical Links	
SCOC: High-Radix Switches Made of Bufferless Clos Networks	
Overcoming Far-end Congestion in Large-Scale Networks	. 415
iPatch: Intelligent Fault Patching to Improve Energy Efficiency	. 428
Balancing Reliability, Cost, and Performance Tradeoffs with FreeFault  Dong Wan Kim, Mattan Erez (University of Texas at Austin)	. 439
FTXen: Making Hypervisor Resilient to Hardware Faults on Relaxed Cores.  Xinxin Jin (University of California, San Diego), Soyeon Park (Whova), Tianwei Sheng(Whova), Rishan Chen (University of California, San Diego), Zhiyong Shan(University of California, San Diego), Yuanyuan Zhou(University of California, San Diego)	
Correction Prediction: Reducing Error Correction Latency for On-Chip Memories	. 463
Overcoming the Challenges of Cross-Point Resistive Memory Architectures	

Donghyuk Lee, Yoongu Kim, Gennady Pekhimenko, Samira Khan, Vivek Seshadri, Kevin Chang, Onur Mutlu (Carnegie Mellon University)	489
CiDRA: A Cache-inspired DRAM Resilience Architecture  Young Hoon Son (Seoul National University), Sukhan Lee (Seoul National University), Seongil O (Seoul National University), Sanghyuk Kwon(Seoul National University), Nam Sung Kim (University of Wisconsin-Madison), Jung Ho Ahn (Seoul National University)	502
Tag Tables	514
Architecture Exploration for Ambient Energy Harvesting Nonvolatile Processors	526
Scaling Distributed Cache Hierarchies through Computation and Data Co-Scheduling	538
Data Retention in MLC NAND Flash Memory: Characterization, Optimization and Recovery	551
GPGPU Performance and Power Estimation Using Machine Learning	564
Quantifying Sources of Error in McPAT and their Potential Impacts on Architectural Studies	577
Studying the Impact of Multicore Processor Scaling on Directory Techniques via Reuse Distance  Analysis	590
SNNAP: Approximate Computing on Programmable SoCs via Neural Acceleration	603
BRAINIAC: Bringing Reliable Accuracy Into Neurally-Implemented Approximate Computing  Beayna Grigorian, Nazanin Farahpour, Glenn Reinman (University of California, Los Angeles)	615
Scalable Communication Architecture for Network-Attached Accelerators	627

Understanding Contention-based Covert Channels and Using Them for Defense	639
Malware-Aware Processors: A Framework for Efficient Online Malware Detection	651
Run-Time Monitoring with Adjustable Overheads Using Dataflow-Guided Filtering  Daniel Lo, Tao Chen, Mohamed Ismail, G. Edward Suh (Cornell University)	662