


ECEn 528

Study Guide – GPUs

- Read Section 4.4 of H&P
 - Things to focus on
 - The terminology is really a mess! For the first four terms in Figure 4.12, look at both H&P and NVIDIA's terms. For the rest of them, focus on H&P's terminology.
 - Think about how individual elements in a single data-parallel loop get mapped to SIMD processors, threads of SIMD instructions, and SIMD instructions.
 - Clarifications
 - I'd like to strangle the guy at NVIDIA who thought it would be cute to name things “CUDA threads”. No, I don't care if you've got funny support for branches making it look like different lanes are on different PC's, **they are not really threads**.
 - Similarly, calling individual collections of functional units (the equivalent of vector lanes) “thread processors” should earn this individual a mention in Dante's Inferno.
 - Answer the following questions:
 1. Redraw Figure 4.13 for thread blocks with 8 SIMD threads and threads of SIMD instructions which calculate 16 elements per instruction.



2. Problem 4.16

$$1.5\text{GHz} * 16 \text{ SIMD} * 16 \text{ FP} = 384 \text{ GLOPS/s}$$

This would require $384 \text{ GFLOPS/s} * (12 \text{ bytes} / \text{FLOP}) = 4.608 \text{ TB/s}$ of bandwidth, which isn't sustainable

3. Problem 4.13

a. $1.5 \text{ GHz} * 0.8 * 0.85 * 0.70 * 10 \text{ SIMD} * (32 \text{ results} / 4 \text{ cycles}) = 57.12 \text{ GFLOPS/s}$

b. 1) speedup of 2

2) speedup of 1.5

3) speedup of $0.95/0.85 = 1.12$

4. Problem 4.11 (c)

```
unsigned int tid = threadIdx.x;
for (unsigned int s = blockDim.x/2; s > 0; s >>= 1) {
    if (tid < s) {
        parts[tid] += parts[tid+s];
    }
    __syncthreads();
}
```