

# Lab. Practice 3 (Extra part)


4x4-bit multipliers

## **Objective**

- Modify the 4x4-bit multiplier based on adders to reduce the combinational path delay using segmentation registers.
- Use the test bench in the VC (no modifications allowed)
- Obtain:
  - Worst Negative Slack (WNS)
  - Worst Hold Slack (WHS)
  - Worst Pulse Width Slack (WPWS)
- Compare with previous results



## **Implementation**





#### **Test Bench**

```
-- First mult
wait until falling edge(clk);
X <= std logic vector(to unsigned(3, 4));</pre>
Y <= std logic vector(to unsigned(4, 4));
Z 1 \leftarrow std logic vector(to unsigned(4*3, 8));
wait until falling edge(clk);
-- Second mult
X <= std logic vector(to unsigned(15, 4));</pre>
Y <= std logic vector(to unsigned(15, 4));
Z 2 \leftarrow std logic vector(to unsigned(15*15, 8));
-- Results for 1st
wait until falling edge(clk);
assert Z = Z 1
  report "Error multiplying, "& ...
```



#### **Test Bench (Cont.)**

• •

```
-- Third mult
X <= std logic vector(to unsigned(5, 4));</pre>
Y <= std logic vector(to_unsigned(7, 4));
Z 3 <= std logic vector(to_unsigned(5*7, 8));</pre>
-- Results for 2nd
wait until falling edge(clk);
assert Z = Z 2
  report "Error multiplying, "&...
-- Results for 3nd
wait until falling edge(clk);
assert Z = Z 3
  report "Error multiplying, "&...
```

