i2C Protocol Verilog Interface

02.06.2023

Bristo C J

Dept. of Electronics and Communication College of Engineering Trivandrum


Overview

I2C stands for the inter-integrated controller. This is a serial master-slave communication in which we can connect and control multiple slaves from a single master. In this, each slave device has a specific address. The I2C is developed to overcome the complexities of transmitting data through other communication protocols which are asynchronous and have similar drawbacks.

Goals

- 1. Prepare a simple Verilog code for i2C protocol implementation.
- 2. Verify the working of code using test benches.

<u>Design</u>



There are 2 Signals which determine the flow of transmission.

SCL: Downclocked Clock signal [FPGA clock _ 100MHz,Required clock _ 400KHz]

SDA: Data signal

Start/Stop Conditions: The start condition is a High to Low Pulse in SDA while SCL is kept High. The stop condition is a Low to High Pulse in SDA while SCL is kept High.

Working: We make use of a FSM which includes an ideal state, states for writing, reading data and also stop states. We use an acknowledgement bit in order to verify complete transfer of data in bw transmission. Also a few temporary variables are used in order to accumulate data in bw the program execution.

States:

1) <u>Initial stages</u>:

Idle: SDA and SCL are initialized to high.

wstart: SDA is 0,SCL is kept High. This calls for the START condition.

addrt is formed by combining {addr,wr}.

check_rw: rw signal is checked. If rw = 0:write state, rw = 1:read state.

2) write stages:

wsend addr: Address transfer to SDA from addrt.

waddr ack: Acknowledgement of Address transfer.

wsend_data: Data transfer to SDA from wdata.

wdata ack: Acknowledgement of Data transfer, SDA = 0, SCL = 1.

wstop: SDA is 1,SCL is kept High.Done=1.This calls for the STOP condition.

3) read stages:

rsend_addr: Address transfer to SDA from addrt.

raddr_ack: Acknowledgement of Address transfer.


rsend_data: Data transfer from SDA to rdata.

rdata ack: Acknowledgement of Data transfer, SDA = 0, SCL = 1.


rstop: SDA is 1,SCL is kept High.Done=1.This calls for the STOP condition.

We use a sda_en register inorder to control SDA.If kept high SDA = sdat, else SDA = high impedance state.

State Diagram



Result



Source Code:

```
`timescale 1ns / 1ps
module main
 (
 input clk,rst,ack,rw,scl,newd, //newd = 1:whenever a new data is incoming
 inout sda, //in-read , out-write
 input [7:0] wdata, //8 bit write data
 input [6:0] addr, //8-bit 7-bit: + addr 1-bit: mode
 output reg [7:0] rdata, //8 bit read data
 output reg done
 );
 reg sda_en = 0; //1(write):sda=dat 0(read):sda=z
 reg sclt, sdat, donet; //temporary in-program usage
 reg [7:0] rdatat; //read data temp
 reg [7:0] addrt; //address temp
 reg [3:0] state; //13 states
 parameter
 idle = 0, //initial stage
 check_rw = 1, //check rw signal
wstart = 2, //start operation
wsend_addr = 3, //send address for write
waddr_ack = 4, //write address acknowledgment
wsend_data = 5, //send data for write
wdata_ack = 6, //write data acknowledgment
wstop = 7, //stop write
 rsend_addr = 8, //send address for read
 raddr_ack = 9, //read address acknowledgment
 rsend_data = 10, //send data for read
 rdata_ack = 11, //read data acknowledgment
 rstop = 12 ; //stop read
 reg sclk_wr = 0; //Actual slower clock (except when
start-writing,stop-writing,stop-reading)
 integer i,count = 0;
 ///100 M / 400 K = N
 ///N/2
 //Slower clock generation
 always@(posedge clk)
   begin
      if(count <= 9)</pre>
       begin
           count <= count + 1;</pre>
       end
      else
```

```
begin
          count <= 0;
          sclk_wr <= ~sclk_wr;</pre>
       end
  end
//FSM
always@(posedge sclk_wr, posedge rst)
  begin
    if(rst == 1'b1)
       begin
          sclt <= 1'b0;
          sdat <= 1'b0;
          donet <= 1'b0;</pre>
       end
     else begin
       case(state)
          idle :
          begin
             sdat <= 1'b0;
             done <= 1'b0;
             sda_en <= 1'b1;
             sclt <= 1'b1;
             sdat <= 1'b1;
            if(newd == 1'b1)
               state <= wstart;</pre>
            else
               state <= idle;</pre>
          end
          wstart:
           begin
             sdat <= 1'b0;
             sclt <= 1'b1;
             state <= check_rw;</pre>
             addrt <= {addr,rw};</pre>
           end
           check_rw: begin //addr remain same for both write and read
             if(rw)
                begin
                state <= rsend_addr;</pre>
                sdat <= addrt[0];</pre>
                i <= 1;
                end
              else
                begin
                state <= wsend_addr;</pre>
                sdat <= addrt[0];</pre>
                i <= 1;
                end
           end
```

```
//write state
  wsend_addr : begin
              if(i <= 7) begin
              sdat <= addrt[i];</pre>
              i <= i + 1;
              end
              else
                begin
                   i <= 0;
                   state <= waddr_ack;</pre>
                end
            end
  waddr_ack : begin
    if(ack) begin
      state <= wsend_data;</pre>
      sdat <= wdata[0];</pre>
      i <= i + 1;
      end
    else
      state <= waddr_ack;</pre>
  end
wsend_data : begin
  if(i <= 7) begin
          <= i + 1;
     sdat <= wdata[i];</pre>
  end
  else begin
    i <= 0;
     state <= wdata_ack;</pre>
  end
end
 wdata_ack : begin
    if(ack) begin
      state <= wstop;</pre>
      sdat <= 1'b0;
      sclt <= 1'b1;
      end
    else begin
      state <= wdata_ack;</pre>
    end
   end
wstop: begin
     sdat <= 1'b1;
     state <= idle;</pre>
```

```
done <= 1'b1;
end
//read state
 rsend_addr : begin
             if(i <= 7) begin
              sdat <= addrt[i];</pre>
              i <= i + 1;
              end
              else
                begin
                  i <= 0;
                  state <= raddr_ack;</pre>
                end
            end
  raddr_ack : begin
    if(ack) begin
      state <= rsend_data;</pre>
      sda_en <= 1'b0;
    end
    else
      state <= raddr_ack;</pre>
  end
rsend_data : begin
          if(i <= 7) begin
                 i <= i + 1;
                 state <= rsend_data;</pre>
                 rdata[i] <= sda;
              end
              else
                begin
                  i <= 0;
                  state <= rstop;</pre>
                  sclt <= 1'b1;
                  sdat <= 1'b0;
                end
end
rstop: begin
     sdat <= 1'b1;
     state <= idle;</pre>
     done <= 1'b1;
     end
```