120 comocication protocol

isc: inter integrated curcuit. medio : ey: OLED doplays, bonometic premie senson, gyroscope l'accelerometer modules

bosics:

to a sigle slave me con course untiple waster sigle monter to moltiple stones

! useful when more than one enicrocontroller logging idata to a sigle mamons cord / displays test to sigle LCD.

Sci Sci

for moster and slave SDA: (serial data): line to send data ' SCL: (serial clock); line that cames dock · shoop,

Protocol, so data is transferred bit by

siac is a setal commonication bit along a single SDA line.

exerceosized to employ of bib by a and the stave. clock synd is always of bib es abode sipol stored blu moster

controlled by the master.

wines used: 2

man. speed: stondard = 100kbp)

Fast = coolbp

High speed = 3.4 Mbps

ultra tost - & Mbps

, syndrono es

· serial

man no; of mater: unlimited

[ man no rol slower : 1008

How isc work?

- · data trastered in message.
- . menage broken up into tramer
- · each data has an applican hame had contain binory address of slowe end one or more trames antoin'y dara being from thed.
- · Also includes start, stop enditions read, write bib. Ack I NACK bih blue each frame.

Message boroal:

| e popinou | 700106ih<br>Addren<br>Frame | Read/<br>womite<br>bit | AON/<br>NACU<br>bit | 8bih<br>data<br>frame | NAGU<br>NAGU | 8top<br>condulia |
|-----------|-----------------------------|------------------------|---------------------|-----------------------|--------------|------------------|
|-----------|-----------------------------|------------------------|---------------------|-----------------------|--------------|------------------|

Start coodition: SDA line bigh to low voltage before SCI line bigh to low voltage stop andition: SDA line law to high voltage after set line law to high voltage Addrew frame: Tho bit seperce enjue to each slave, that identifies the slave ates roader work to talk to it.

Recoll works bit: low; conite (data from moster to some)

hyb; read (data demanded by moster from slove)

Acknowledge is a mersage is followed by a acknowledge no bil il an address /data frame was successfully recieved, as Aclebit is religied to sender from recieving douice.

## Lagressia

how Postialor Slaver know glata is sent to it and not the other slaves? each slave hove enjoye address frome. monster send requed slower address to all corrected slowes and slowe which trateches send as adnocled bil back to monter (by a low voltage). if address doesn't march. Slowe does notify and SDA line remains byb.

## Read / Write bil


Address frame includes a sigle bit at the end that informs the slowe whether the moster work to combe about to it / necieve alara from it.

bit: low : mater send alota to slave .

high : moster repeast data from slowe

- . After acmocaledged bit from slave, limi data frame is ready to be sent,
- · Always & bit long and sent with anost significant bib first.
- · immediated tollowed by Acurnacu. to verily recieved society. · Ach bil reviewed by master/stone (depending on who is sending alota)

sest, moster con send a stop condution. which u After all older frames SDA bow to high after SCL is remaining high.



· les amplieded hardware than WART

· widely used Protocol

core banbernes (a) how; slower stocks C comider ispube very tob 8106 SINRI Her we reduce ce by clit: 1911 tobt (10 EDGY) The is a hyper good and we ON TRANSPORTER TO THE PARTY OF reduce it co to a solk no Spool . SDA : meet ibil code: alway @ (posedge all) SCI : input i bit malule engala: into 8 Pil porto cuto 11 washto dosa il (court 29) expropol odala: output reg Bbit 11 read data coent+=1 pinoch. alls: input 7 bil ) addob = adds: ow else (bave tobe salk= "salh indi phi : me certisked) @001 C=0 8 pil temp reg. done : 0/0 reg to show do ne act: Ibil input / acunowledgement ast : 1911 woon 11 every sola-en: 16:1-[low: ada = Z bijh: sola = slave paned (6) why we reed temporoung solot, solt scl6, sdat, dones: ibit Sola, sch esz: corry both address, datas and stort stop condition segilen sdarat : 8 bit seg osed in code Touche aboing how to be temp. asition in put seal time! These are in-programe and if one directly poly posteda as adds f: 8 pit 260 fadds: sco f such we cost way it as per State: ubit seg (13 state FSM) need. Whe I son for stop. Sche-cur: stone dock for FPGA to. .. ue use remporary valable ? a) final schisola stakemen: (( State = = custor) | (State = = rstop))? scit; scit-way - assign sel = (sob. en = = 1'b1) ? solat : 1'bz; anyo sola . 810p SCL 7 ose as jo tem to sobject. This is prayrand by Stort SCL us though code il ndata = o as well reman in the dong ones stal 8da, scl value. The scl = sd\_wr.

cost beachiewed by

extend spil.