

1


ic: integrated circuit

used in: eg: OLED displays, barometric pressure sensor, gyroscope / accelerometer module.

basics:

we can connect multiple masters to a single slave  
or  
single master to multiple slaves

useful when more than one microcontroller logging data to a single memory card / displaying text to single LCD.



SDA: (Serial data) : line for master and slave to send data

SCL: (Serial clock) : line that carries clock signal.

→ i2c is a serial communications  
bit along a single SDA line.

bit along a single SDA line.

→ I2C is synchronous: o/p bit is synchronized to sampling of bit by a clock signal shared b/w master and the slave. clock signal is always controlled by the master.

protocol, so data is transferred bit by bit

How is it work?

- data transferred in message.
- messages broken up into frames
- each data has an address in frame that contains binary address of slave and one or more frames containing data being transmitted.
- Also includes start, stop conditions, read, write bits, Ack / NACK bit b/w each frame.

wires used: 2

main speed : standard = 100 kbps  
Fast = 400 kbps  
High speed = 3.4 Mbps  
ultra fast = 5 Mbps

• Synchronous

- Serial

max no. of nodes: unlimited

mem no of slaves : 1008

Message format:

Start condition	700 10 bit Address frame	Read/write bit	ACK/NACK bit	8 bit data frame	ACK/NACK bit	Stop condition
-----------------	--------------------------	----------------	--------------	------------------	--------------	----------------



Start condition: SDA line high to low voltage before SCL line high to low voltage  
Stop condition: SDA line low to high voltage after SCL line low to high voltage  
Address frame: 7/10 bit sequence unique to each slave, that identifies the slave after master wants to talk to it.

Read/Write bit: low: write (data from master to slave)

high: read (data demanded by master from slave)

Ack/Nack bit: each frame in a message is followed by a acknowledge/nack bit. if an address/data frame was successfully received, an Ack bit is returned to sender from receiving device.

## Addressing

How particular slaves know data is sent to it and not the other slaves?  
Each slave has a unique address frame. Master sends required slaves an address to all connected slaves and slave which matches sends an acknowledge bit back to master (by a low voltage). If address doesn't match, slave does nothing and SDA line remains high.

## Read/Write bit

Address frame includes a single bit at the end that informs the slave whether the master wants to write data to it / receive data from it.

bit: low: master send data to slave  
high: master request data from slave

## Data frame

- After acknowledge bit from slave, first data frame is ready to be sent.
- Always 8 bit long and sent with most significant bit first.
- immediately followed by Ack/Nack. to verify received successfully.
- Ack bit received by master/slave (depending on who is sending data).


## Stop:

After all data frames sent, master can send a stop condition, which is SDA low to high after SCL is remaining high.



Steps:

1) Start




Normally  
SDA  
SCL

but while sending it synchronised bit first


just think slowly when slave receive it high initially then it becomes low while SCL remain high.

2) master send 7/10 bit address and also R/W bit




what master sending  
" 0101101 R/W  
but this is low slave  
get:  
R/W 1 0 1 1 0 1 0  
• each slave compares Address

3) if address matches slave returns ACK by pulling SDA low for one bit.




6) Stop


SDA  
SCL low to high while before switching SDA high.




4) master sends/receives data frame



5) After data frame transfered receiving device return ACK.



ideally:



Advantages:


- only uses 2 wires.
- Support multiple master/slave.
- Ack/Nack bit gives confirmation that each frame is transferred successfully.
- less complicated hardware than UART
- widely used protocol

Disadvantages:

- slower data transfer rate (compared SPI: 60Mbps)
- size of data frame 8 bit
- complicated hardware than SPI



core properties:



clk: 1bit input (to FPGA)  
This is a high freq signal and we reduce it to a sclk-wr signal.

SDA: input 1bit

SCL: input 1bit

wdata: input 8 bit // write data

rdata: output reg 8 bit // read data

addr: input 7 bit } addr0 = addr:sw

sw: input 1 bit } 8 bit temp reg.

done: o/p reg to show done

ack: 1bit input // acknowledgement

rst: 1bit input // reset

sda-en: 1bit - [ low: sda = Z  
high: sda = data panned.

scl0, sdat, done0: 1bit

sdatab: 8 bit reg

[wdata doesn't have to be temp. as it's input real time]


addr0: 8 bit reg { addr0: sw }

State: 4bit reg (13 state FSM)

sclk-wr: slower clock for FPGA fn.

a) how: shown abch?

c) consider i/p u be very high then we reduce it by



code: always @ (posedge clk)  
begin  
if (count < 9)  
count += 1  
else  
sclk = ~sclk  
count = 0  
end

module ports with external pin0ch. (have to be netlisted)

a) why we need temporary sdat, scl0 etc: ?

registers used in code


sda, scl etc: carry both addresses, data and start stop conditions

These are in-programme and if we directly put i/p ports as such we cost ~~very~~ it as per need. like  $\sqrt{sda}$  for stop.

$\therefore$  we use temporary variable

a) Final scl, sda statements:

assign scl = ((State == wstart) || (State == wstop) || (State == rstop)) ? scl0: sclk-wr;  
always sda = (sda-en == 1'b1) ? sdat: 1'bZ;



This is programmed by us through code if rdata=0 we will return in this sda, scl value. This cost be achieved by external sda.

So we put values in sdat, scl and assign them to sda, scl.

done0 = done  
scl = scl-wr.