

INTERNAL PROJECT TITLE:  
**CLASSE SSP800 (SIAS)**











DOCUMENT TITLE:  
**HD VIDEO PCB**

SHEET TITLE:  
**CONTROL INTERFACE**

SIZE: DATE: DOC. #: SHEET:  
**C 10/5/2010 10001940-A02 2 OF 16**

VIDEON CENTRAL, INC.  
2171 SANDY DRIVE  
STATE COLLEGE, PA 16803

FILE NAME: P2-CONTROL-INTERFACE-SchDoc  
TEMPLATE DOC. #: 10000467-001



**LAYOUT NOTE P3-1**  
IUH INDUCTORS & HEC P/N  
AC-COUPLING CAPS CLOSE TO  
SI8389.  
SHORT STUBS FROM INDUCTORS  
TO OUTPUT SIDE OF COUPLING  
CAPS.

TBD: Qty 1 ESD per CEC connector pin (6), or 2 per CEC interconnected net OA (Rx, Tx); all places/connectors

HDMI 1.3 CEC Line spec 150pF max, 5ohm max (4.2.10)

HDMI 1.3 CEC Line spec 150pF max,  
50ohm max (4.2.10)

LAYOUT NOTE:  
ON HDMI TRACES RUN AS DIFFERENTIAL PAIRS AND FOLLOW HDMI RULES. MATCHED IMPEDANCE 3W ETC

INTERNAL PROJECT TITLE:  
CLASSE SSP800 (SIAS)

DOCUMENT TITLE:  
HD VIDEO PCB

SHEET TITLE:  
HDMI INPUTS

SIZE:	DATE:	DOC. #:	SHEET:
C	10/5/2010	10001940-A02	3 OF 16

VIDEON CENTRAL, INC.  
2171 SANDY DRIVE  
STATE COLLEGE, PA 16801

FILE NAME: P3-HDMI\_INPUT.SchDoc  
TEMPLATE DOC. #: 10000467-001













A

B

C

D

Layout Note: possible data/bus end term arrays (common/chains, at end, 1p). TBD: possible R-C vs R only

Layout Note: R-C end term, may be RNCN for DE, HS, VS, discrete for CLK, THDs... CLK only, 0402

Layout Note: 1 place end term, if common chain Tx audio, place at end.  
TBD: possible R-C vs R only - CLKs, SPDIF - per layout length daisy-chain

Layout Note: 1 place end term, if common chain Tx audio, place at end.

Layout Note: possible data-bus end term arrays (common/chains, at end, 1p).

TBD: possible R-C vs R only - CLKs, SPDIF - per layout length daisy-chain

NEED THERMAL POUR TOP AND BOTTOM FROM UNDER PART.

TBD common FUSE for both HDMI Tx connectors, BOM cost reduction

TBD ESD & EMI RECIPE ON HPD/HEAC\_N & HEAC\_PPIN 14. ORDER, GND/GND, CS, CHARACTERISTICS, ETC.


INTERNAL PROJECT TITLE:  
**CLASSE SSP800 (SIAS)**  
DOCUMENT TITLE:  
**HD VIDEO PCB**  
SHEET TITLE:  
**HDMI TRANSMITTER 1**  
SIZE: DATE: DOC. #:  
**C 10/5/2010 10001940-A02**  
VIDEON CENTRAL, INC.  
2171 SANDY DRIVE  
STATE COLLEGE, PA 16803  
FILE NAME: PB\_HDMI2X\_Si9334.SchDoc  
TEMPLATE DOC. #: 10000467-001




HDMI OUT CONNECTOR


- TRANSMITTER LAYOUT GUIDELINES
- 1) PLACE TRANSMITTER AS CLOSE AS POSSIBLE TO HDMI OUTPUT CONNECTOR
  - 2) THE DIFFERENTIAL LINES SHALL BE ROUTED AS DIRECTLY AS POSSIBLE
  - 3) OUTPUTS TOLERANT TO SKEWS BETWEEN DIFFERENTIAL PAIRS, SO SPIRAL SKEW COMPENSATION FOR PATH LENGTHS IS NOT REQUIRED
  - 4) EACH DIFFERENTIAL PAIR SHOULD BE ROUTED TOGETHER
  - 5) PASSING THE TMDS LINES THRU WAS SHALL BE AVOIDED
  - 6) THE DISTANCE SEPARATING THE TWO TRACES OF THE DIFFERENTIAL PAIR SHALL BE DESIGNED FOR 100 OHM DIFFERENTIAL

Alternate ESD may be required on the HDMI TX TMDS lines.  
Ultra-low, sub 1pF, types may result in insufficient capacitive loading of TMDS output stages, resulting in rise times too fast and violating the minimum rise time specification.  
SI Image DS notes have indicated adding 1pF discrete chip caps if the ESD is not present or too low.  
CeraNode B7259D05081160 6.0-6.0 9pF 0402 5.6VDC (example)  
And COST consideration vs PGR2xxx !!









INTERNAL PROJECT TITLE:  
**CLASSE SSP800 (SIAS)**


DOCUMENT TITLE:  
**HD VIDEO PCB**


SHEET TITLE:  
**FPGA 2 LVDS and POWER**

SIZE:	DATE:	DOC. #:	SHEET:
C	10/5/2010	10001940-A02	10 OF 16

VIDEON CENTRAL, INC.  
 2171 SANDY DRIVE  
 STATE COLLEGE, PA 16803

FILE NAME: P10-FPGA.SchDoc  
 TEMPLATE DOC. #: 10000467-001







NOTE: NET LABLES IN THIS COLOR CAN NOT BE MOVED

MISC FPGA DDRs NOTES

ALL \* VREF PINS ON A GIVEN FPGA BANK MUST BE CONNECTED SAME TIMING LOOP AND/OR CALIBRATION RESISTOR

FROM ZENVERGE ENCODER 10001682-A01  
COMPATIBILITY REWORK NEEDED - COMPONENTS, ETC



INTERNAL PROJECT TITLE: <b>CLASSE SSP800 (SIAS)</b>		
DOCUMENT TITLE: <b>HD VIDEO PCB</b>		
SHEET TITLE: <b>FPGA DDR INTERFACE</b>		
SIZE: <b>C</b>	DATE: <b>10/5/2010</b>	DOC. #: <b>10001940-A02</b>
VIDEON CENTRAL, INC. 2171 SANDY DRIVE STATE COLLEGE, PA 16803		SHEET: <b>11 OF 16</b>
FILE NAME: P11-FPGA_DDR_SchDoc		
TEMPLATE DOC. #: 10000467-001		









**NOTE: 3.3 VDDIO - 1.8 VDD PWR SEQUENCING**

NOTE: MAY AS WELL SEQUENCE THE +1.8VPDD FROM THE DELAYED +1.8V VENC RAIL W/ 1.8VDD, THO ONLY REQT



TRD: HEAVIER FILTERING ON DAC ANALOG VAA



Per layout & distance to amp or filter/mux and drive mode: source shunt-term 75 or 300 close to pin, matching 75/300 at destination.

SOURCE TERM AT ENCODER PIN


TBD R &amp; C Term on CLK\*\*, HS, VS (see HDMI TX2)

- PLL: filters closely to chin; isolation from ext noise src

+  
FL11  
+  
FL12


I2C ADDRESS 0XD6/D7  
(0xD4/D5 and A1SB modules)

DAC OUTPUTS 510= FULL DRIVE, 4.12K= LOW DRIVE




**Layout note: thermal pour area for FMS640x cooling**

TBD esd &/or emi chassis-gnd-rtn connectivity per  
TBD connector shield/cover/facing



TVS/ESD

TBD- CHASSIS-PCB GNDs



INTERNAL PROJECT TITLE: <b>CLASSE SSP800 (SIAS)</b>
DOCUMENT TITLE: <b>HD VIDEO PCB</b>

SHEET TITLE:  
VIDEO ENCODER


SIZE:	DATE:	DOC. #:	SHEET:
C	10/5/2010	10001940-A02	14 OF 16

VIDEON CENTRAL, INC.  
2171 SANDY DRIVE  
STATE COLLEGE, PA 16803

FILE NAME: P14 - VIDEO\_DAC.Schdoc  
TEMPLATE DOC. #: 10000467-001







INTERNAL PROJECT TITLE:  
**CLASSE SSP800 (SIAS)**

DOCUMENT TITLE:  
**HD VIDEO PCB**

SHEET TITLE:  
**ETHERNET SWITCH**

SIZE:	DATE:	DOC. #:	SHEET:
C	10/5/2010	10001940-A02	15 OF 16

VIDEON CENTRAL, INC.  
2171 SANDY DRIVE  
STATE COLLEGE, PA 16803

FILE NAME: P15-ETHERNET SWITCH.SchDoc  
TEMPLATE DOC. #: 10000467-001



THD ESD &  
GND/GND, CS/RPC,  
Commercial vs IFE, R445

