

FEATURE COORDINATES (from datum)

X	Y	DIA	FEATURE (pin 1 / datum)
34.00	3.00	3.4	SK Pang M3 clearance, NPTH
34.00	44.00	3.4	SK Pang M3 clearance, NPTH
64.00	51.00	2.4	microSD M2 clearance, NPTH
64.00	72.00	2.4	microSD M2 clearance, NPTH
3.57	61.34	1.0	J1 pin 1 2 x 22 @ 2.54, rows 22.86
26.43	8.00	1.0	J1 pin 23
33.80	8.00	1.0	J3 pin 1 (+Vcc) 1 x 4 @ 2.54
36.00	51.34	1.0	J4 pin 1 (3V3) 1 x 9 @ 2.54
73.00	51.40	1.1	J2 pin 1 2 @ 3.655, oval 2.0 x 1.4
76.08	63.50	0.9	F1 pin 1 5.08 pitch
70.50	70.50	0.9	D2 pin 1 7.62 pitch
82.50	57.50	1.0	D1 pin 1 10.16 pitch
84.00	68.75	0.9	C1 pin 1 2.50 pitch
85.50	51.50	0.8	C2 pin 1 5.08 pitch

HOLE SCHEDULE

DIA	TYPE	QTY
3.4	NPTH	2
2.4	NPTH	2
1.1	PTH	2
1.0	PTH	59
0.9	PTH	6
0.8	PTH	2
0.40	PTH	33

NOTES

1. The 29.0 x 10.5 notch is INTENTIONAL. It is antenna clearance for the DevKitC, which overhangs it. Rout exactly to Edge.Cuts.
2. Smallest drill 0.40. Smallest annular ring 0.20.
3. Ground poured both layers, excluded above Y61.0.
4. NO carrier mounting holes by design. The board sits on an enclosure ledge and is clamped by ribs on the lid.
5. The four NPTH holes are clearance for the daughterboards, not fixings for the carrier itself.
6. Tightest copper clearance 0.295, at the J1 right pin row.

EC4 SNIFFER - CARRIER PCB, PLAN

DWG EC4-100 rev B NTS UNITS mm

MATERIAL FR-4, 2 layer, 1.6 mm, 1 oz
FINISH HASL lead-free, green / white
VIEW plan from component side
DATUM lower-left corner of outline
TOLERANCE +/-0.1 unless stated
Vias (33 off, 0.40) not shown on view