

# ANA V1 left temple — power board

Board: 4-layer 0.8 mm FR-4, JLCPCB rules (0.1/0.1 mm, vias 0.4/0.2 mm). All SMT parts on F (top) side.
Frame link (8 wires, same order on both temples): 1 VSYS 2 GND 3 USB_DP 4 USB_DN 5 GND 6 VBUS 7 CHRG_N 8 LED_K


## USB-C + ESD





## Charger





## Protection




## Power path + switches




## Link + LED




Power flags (tell ERC these nets are supplied from off-sheet: battery, link wires, USB)




Net-label style schematic: pins with the same label are connected
Generated by hardware/scripts/build.py — edit circuits.py, not this file

**Project Spectra — ANA smart glasses**

Sheet: /
File: ana-power.kicad_sch

***Title: ANA V1 left temple — power board***

| Size: A2 | Date: 2026-11-07 | **Rev: 1.0** |
|---|---|---|
| KiCad E.D.A. 9.0.9 | | Id: 1/1 |