

This controller datasheet was downloaded from http://www.crystalfontz.com/controllers/

# SSD1305

# Advance Information

132 x 64 Dot Matrix **OLED/PLED Segment/Common Driver with Controller** 

This document contains information on a new product. Specifications and information herein are subject to change without notice.



# Appendix: IC Revision history of SSD1305 Specification

Version	Change Items	Effective Date			
1.0	Change to Advance Info.	27-Mar-06			
1.1	Revise command 91h Add a note on the capacitor value in Section 13 Application Example Add I2C Interface	28-Apr-06			
1.2	Revise CL pin description in Table 7-1 Revise Figure 10-6	26-Jun-06			
1.3	Revise section 8.1.2 & Section 13 Add Figure 10-7	17-Aug-06			
1.4	Remove software reset command (E2h) Revise command 26h/27h/29h/2Ah (Set time interval between each scroll step)	06-Sep-06			
1.5	Revise Figure 14-1 Application Example Revise Die thickness to 457um from 475um	22-Sep-06			
1.6	Revise "Bump Size" of pin "127-147, 294-314" Revise Figure 10-6, Figure 8-5, Figure 13-4	21-Dec-06			
1.7	Add light sensitive note In Section 11 – Maximum ratings Revise Note 2 in Section 8.10 Power ON/OFF sequence by adding the word "disable" Add China RoHS disclaimer at the last page.	16-May-07			
1.8	For SPI/6800/8080 MCU interface, change the Rise / Fall time (tR/tF) to max. 40ns Revise typo in SSD1305T6R1 dwg on P.68 pitch: From 0.85 change to 0.845	02-Aug-07			
1.9	Add SSD1305Z3 in ordering information & add die tray Revise CL pin to "connected to VSS" in Section 8.3 Revise typo in page 42 : from "upper column address is 00h" to "upper column address is 10h"	23-May-08			
2.0	Add IC revision history on spec	27-Oct-08			
2.1	P.8 Revise ordering information     P.63 Revise application example to SSD1305Z     P.67 Revise disclaimer	10-Mar-11			

 Solomon Systech
 Mar 2011
 P 2/67
 Rev 2.1
 SSD1305

# **CONTENTS**

1	GENERAL DESCRIPTION	8
2	FEATURES	8
3	ORDERING INFORMATION	8
4	BLOCK DIAGRAM	9
5	DIE PAD FLOOR PLAN	10
6	PIN ARRANGEMENT	13
6.1	SSD1305T7R1 PIN ASSIGNMENT	13
7	PIN DESCRIPTION	15
8	FUNCTIONAL BLOCK DESCRIPTIONS	17
8.1	1.1.1 MCU Parallel 6800-series Interface	
	1.2 MCU Parallel 8080-series Interface	
	.1.3 MCU Serial Interface	
	1.4 MCU I <sup>2</sup> C Interface	
8.2	y .	
8.3		
8.4	FR SYNCHRONIZATION	25
8.5		
8.6		
8.7		
8.8		
8.9		
8.1		
9	COMMAND TABLE	32
9.1	DATA READ / WRITE	38
10	COMMAND DESCRIPTIONS	39
10.	.1 Fundamental Command	39
10	0.1.1 Set Lower Column Start Address for Page Addressing Mode (00h~0Fh)	
10	0.1.2 Set Higher Column Start Address for Page Addressing Mode (10h~1Fh)	39
10	0.1.3 Set Memory Addressing Mode (20h)	
10	0.1.4 Set Column Address (21h)	
	0.1.5 Set Page Address (22h)	
	0.1.6 Set Display Start Line (40h~7Fh)	
	0.1.7 Set Contrast Control for BANKO (81h)	
	0.1.8 Set Brightness for Area Color Banks (82h)	
	0.1.19 Set Look Up Table (LUT) (91h)	
	0.1.10 Set Bank Color of BANK1 to BANK16 (PAGE0) (92h)	
	0.1.11 Set Bank Color of BANK17 to BANK32 (PAGE0) (93h)	
	0.1.13	
	0.1.14 Set Normal/Inverse Display (A6h/A7h)	
	0.1.15 Set Multiplex Ratio (A8h)	
	0.1.16 Reserved (AAh)	
	0.1.17 Dim Mode setting (ABh)	
	0.1.18 Master Configuration (ADh)	
	0.1.19 Set Display ON/OFF (ACh/AEh/AFh)	
	* * /	

10.1.2	20 Set Page Start Address for Page Addressing Mode (B0h~B7h)	44
10.1.2		
10.1.2	22 Set Display Offset (D3h)	44
10.1.2	23 Set Display Clock Divide Ratio/ Oscillator Frequency (D5h)	47
10.1.2	Set Area Color Mode ON/OFF & Low Power Display Mode (D8h)	47
10.1.2	25 Set Pre-charge Period (D9h)	47
10.1.2	26 Set COM Pins Hardware Configuration (DAh)	48
10.1.2	27 Set V <sub>COMH</sub> Deselect Level (DBh)	50
10.1.2	28 Enter Read Modify Write (E0h)	50
10.1.2	29 NOP (E3h)	51
10.1.3	30 Exit Read Modify Write (EEh)	51
10.1.3	31 Status register Read	51
10.2	GRAPHIC ACCELERATION COMMAND.	52
10.2.1	l Horizontal Scroll Setup (26h/27h)	52
10.2.2		
10.2.3	B Deactivate Scroll (2Eh)	54
10.2.4	· · · · · · · · · · · · · · · · · · ·	
10.2.5	5 Set Vertical Scroll Area(A3h)	55
11 N	MAXIMUM RATINGS	56
11 1		
12 I	OC CHARACTERISTICS	57
12 L	CHARACTERISTICS	3 <i>1</i>
13 A	AC CHARACTERISTICS	58
13 /	CHARACTERISTICS	
14 A	APPLICATION EXAMPLE	63
15 P	PACKAGE INFORMATION	64
15.1	SSD1305Z DIE TRAY INFORMATION	64
15.2	SSD1305T7R1 DETAIL DIMENSION	
15.3	SSD1305Z3 DIE TRAY INFORMATION.	
	~~~ ·- · ·- ·- · · · · · ·	

# **TABLES**

Table 3-1 : Ordering Information	8
TABLE 5-1 : SSD1305Z BUMP DIE PAD COORDINATES	12
TABLE 6-2: SSD1305T7R1 PIN ASSIGNMENT	14
Table 7-1 : Pin Description	15
Table 7-2: MCU Bus Interface Pin Selection	16
Table 8-1: MCU interface assignment under different bus interface mode	17
Table 8-2 : Control pins of 6800 interface	17
Table 8-3 : Control pins of 8080 interface (Form 1)	19
TABLE 8-4 : CONTROL PINS OF 8080 INTERFACE (FORM 2)	19
Table 8-5 : Control pins of Serial interface	20
Table 9-1: Command Table	32
Table 9-2 : Read Command Table	38
Table 9-3 : Address increment table (Automatic)	38
TABLE 10-1: EXAMPLE OF SET DISPLAY OFFSET AND DISPLAY START LINE WITH NO REMAP	45
Table 10-2 :Example of Set Display Offset and Display Start Line with Remap	46
Table 10-3 : COM Pins Hardware Configuration	48
Table 10-4 : Example of Read Modify Write Mode	51
Table 11-1 : Maximum Ratings (Voltage Referenced to $ m V_{SS}$ )	56
Table 12-1 : DC Characteristics	57
Table 13-1 : AC Characteristics	58
Table 13-2: 6800-Series MCU Parallel Interface Timing Characteristics	59
Table 13-3: 8080-Series MCU Parallel Interface Timing Characteristics	60
Table 13-4 : Serial Interface Timing Characteristics	61
Table 13-5 :I <sup>2</sup> C Interface Timing Characteristics	62

 SSD1305
 Rev 2.1
 P 5/67
 Mar 2011
 Solomon Systech

# **FIGURES**

GURE 5-1 : SSD1305Z DIE DRAWING
GURE 5-2 : SSD1305Z ALIGNMENT MARKS DIMENSION
GURE 6-2: SSD1305T7R1 PIN ASSIGNMENT
IGURE 8-1 : DATA READ BACK PROCEDURE - INSERTION OF DUMMY READ
IGURE 8-2 : EXAMPLE OF WRITE PROCEDURE IN 8080 PARALLEL INTERFACE MODE
IGURE 8-3: EXAMPLE OF READ PROCEDURE IN 8080 PARALLEL INTERFACE MODE
GIGURE 8-4: DISPLAY DATA READ BACK PROCEDURE - INSERTION OF DUMMY READ
GURE 8-5 : WRITE PROCEDURE IN SPI MODE
Igure 8-6 : $I^2C$ -bus data format
GURE 8-7 : DEFINITION OF THE START AND STOP CONDITION
GURE 8-8: DEFINITION OF THE ACKNOWLEDGEMENT CONDITION
FIGURE 8-9 : DEFINITION OF THE DATA TRANSFER CONDITION
GURE 8-10: OSCILLATOR CIRCUIT AND DISPLAY TIME GENERATOR
GIGURE 8-11 : SEGMENT OUTPUT WAVEFORM IN THREE PHASES
IGURE 8-12 : SEGMENT OUTPUT WAVEFORM FOR TWO DIFFERENT COLORS LUT SETTING26
IGURE 8-13: EXAMPLE OF SEGMENT OUTPUT WAVEFORM OF MONOCHROME DISPLAY SECTION
UNDER MONOCHROME MODE
GIGURE 8-14: EXAMPLE OF SEGMENT OUTPUT WAVEFORM OF AREA COLOR DISPLAY SECTION UNDER
AREA COLOR MODE
IGURE 8-15: GDDRAM PAGES STRUCTURE OF SSD1305
IGURE 8-16: ENLARGEMENT OF GDDRAM (NO ROW RE-MAPPING AND COLUMN-REMAPPING) 28
GIGURE 8-17: EXAMPLE OF AREA COLOR ASSIGNMENT ON A 132X64 OLED PANEL
GIGURE 8-18: I <sub>REF</sub> CURRENT SETTING BY RESISTOR VALUE
GIGURE 8-19: THE POWER ON SEQUENCE
GIGURE 8-20: THE POWER OFF SEQUENCE 31
GIGURE 10-1: ADDRESS POINTER MOVEMENT OF PAGE ADDRESSING MODE
GURE 10-2: EXAMPLE OF GDDRAM ACCESS POINTER SETTING IN PAGE ADDRESSING MODE (NO
ROW AND COLUMN-REMAPPING)
IGURE 10-3 : ADDRESS POINTER MOVEMENT OF HORIZONTAL ADDRESSING MODE
IGURE 10-4 : ADDRESS FOINTER MOVEMENT OF VERTICAL ADDRESSING MODE
IGURE 10-5: L'AAMPLE OF COLOMIN AND ROW ADDRESS I OINTER MOVEMENT 41
GURE 10-0: SEGMENT CURRENT VS CONTRAST SETTING 42
IGURE 10-7: TRANSTION BETWEEN DIFFERENT MODES
GURE 10-9: HORIZONTAL SCROLL EXAMPLE: SCROLL RIGHT BY 4 COLUMNS
IGURE 10-10: HORIZONTAL SCROLL EXAMPLE: SCROLL LEFT BY 2 COLUMNS
GURE 10-11: HORIZONTAL SCROLLING SETUP EXAMPLE
IGURE 10-12 : CONTINUOUS VERTICAL AND HORIZONTAL SCROLLING SETUP EXAMPLES
IGURE 10-13 : CONTINUOUS VERTICAL AND HORIZONTAL SCROLLING EXAMPLE: WITH SETTING IN
MUX RATIO
GURE 10-14: VERTICAL SCROLL AREA SETUP EXAMPLES
GURE 13-1: 6800-SERIES MCU PARALLEL INTERFACE CHARACTERISTICS
GURE 13-2: 8080-SERIES PARALLEL INTERFACE CHARACTERISTICS (FORM 1)
GURE 13-3: 8080-SERIES PARALLEL INTERFACE CHARACTERISTICS (FORM 2)
GURE 13-4: SERIAL INTERFACE CHARACTERISTICS
Figure 13-5 : I <sup>2</sup> C interface Timing characteristics
GURE 14-1: APPLICATION EXAMPLE OF SSD1305Z63
GURE 15-1 SSD1305Z DIE TRAY INFORMATION

 Solomon Systech
 Mar 2011
 P 6/67
 Rev 2.1
 SSD1305

FIGURE 15-3 SSD1305T7R1 DETAIL DIMENSION	65
FIGURE 15-4 SSD1305Z3 DIE TRAY INFORMATION	66

 SSD1305
 Rev 2.1
 P 7/67
 Mar 2011
 Solomon Systech

### 1 GENERAL DESCRIPTION

The SSD1305 is a CMOS OLED/PLED driver with controller for organic/polymer light emitting diode dot-matrix graphic display system. It consists of 132 segments and 64 commons that can support a maximum display resolution of 132x64. There are 4-color selections to support monochrome or area color OLED/PLED. This IC is designed for Common Cathode type OLED panel.

The SSD1305 embeds with contrast control, display RAM and oscillator, which reduces the number of external components and power consumption. It has 256-step brightness control and separate power for I/O interface logic. It is suitable for many compact portable applications, such as mobile phone sub-display, calculator and MP3 player, etc.

### 2 FEATURES

- Resolution: 132 x 64 dot matrix panel
- Area color support with 4 Color Selection and 64 steps per color
- Power supply:
  - o  $V_{DD} = 2.4 \text{V to } 3.5 \text{V}$  for IC logic
  - o  $V_{CC} = 7.0V$  to 15.0V for Panel driving
  - o  $V_{DDIO} = 1.6V$  to  $V_{DD}$  for MCU interface
- Segment maximum source current: 320uA
- Common maximum sink current: 45mA
- Embedded 132 x 64 bit SRAM display buffer
- 256-step Contrast Control
- 8-bit 6800-series Parallel Interface, 8-bit 8080-series Parallel Interface, Serial Peripheral Interface, I<sup>2</sup>C Interface
- Row Re-mapping and Column Re-mapping
- Continuous Horizontal, Vertical and Diagonal Scrolling
- Dim Mode operations
- Programmable Frame Frequency and Multiplexing Ratio
- On-Chip Oscillator
- Low power consumption
- Wide range of operating temperatures: -40 to 85 °C

### 3 ORDERING INFORMATION

**Table 3-1: Ordering Information** 

Ordering Part Number	SEG	COM	Package Form	Reference	Remark
SSD1305Z	132	64	Gold Bump Die	Page 10, 64	<ul><li>Min SEG pad pitch: 52um</li><li>Min COM pad pitch: 45um</li></ul>
SSD1305Z3	132	64	Gold Bump Die	Page 66	• Die Thickness : 300 um ± 25 um
SSD1305T7R1	132	64	TAB	Page 13, 65	<ul> <li>35mm film, 4 sprocket hole</li> <li>Folding TAB</li> <li>8-bit 80 / 8-bit 68 / SPI / I<sup>2</sup>C interface</li> <li>SEG lead pitch 0.120mm x 0.998 =0.11976mm</li> <li>COM lead pitch 0.120mm x 0.998 =0.11976mm</li> </ul>

Solomon Systech Mar 2011 | P 8/67 | Rev 2.1 | SSD1305

# 4 BLOCK DIAGRAM


COM63 COM61 COM59 Common Drivers (odd) RES# CS# D/C# E(RD#) R/W#(WR#) Area Color Decoder MCU Interface COM5 COM3 COM1 GDDRAM BS[2:0] -SCL/SCLK/D0 ◄ SDA<sub>IM</sub>SDIN/D1∢ SDA<sub>our</sub>/D2◀ D3 ◀ D4 D5 Segment Drivers D6 SEG 131 D7 SEG 130 SEG 129 V<sub>cc</sub> V<sub>DD</sub> V<sub>DDIO</sub> V<sub>SS</sub>  $V_{\text{LSS}}$ SEG2 SEG1 SEG/COMDriving block SEG0 Command Decoder Display Timing Generator Oscillator Common Drivers (Even) COM0 COM2 COM4 COM58 COM60 COM62 VDDB VSSB GDR F FB <sup>L</sup>REF CLS CL FR

Figure 4-1: SSD1305 Block Diagram

 SSD1305
 Rev 2.1
 P 9/67
 Mar 2011
 Solomon Systech

# 5 DIE PAD FLOOR PLAN

Figure 5-1: SSD1305Z Die Drawing




### Alignment marks

(For details dimension please see p.9)

	Position	Size
T shape	(-3240, 139)	75um x 75um
+ shape	(3240, 139)	75um x 75um

Die Size	8.2mm x 1.2mm
Die Thickness	$457 \text{ um} \pm 25 \text{ um}$
Min I/O pad pitch	65 um
Min SEG pad pitch	52 um
Min COM pad pitch	45 um
Bump Height	Nominal 15 um
=	- : : : : : : : : : : : : : : : : : : :

<b>Bump Size</b>		
Pad #	X [um]	Y [um]
1, 126, 148, 293	94	50
18-109	42	70
2-5, 122-125, 149-151, 290-292	50	50
6-17, 110-121,152-289	32	94
127-147, 294-314	94	32



Pad 1,2,3,...->126 Gold Bumps face up

 Solomon Systech
 Mar 2011
 P 10/67
 Rev 2.1
 SSD1305

**∮** 25 T shape 100 (CLEARANCE) -100 (CLEARANCE) + shape 100 (CLEARANCE) Unit in um -100 (CLEARANCE)

Figure 5-2: SSD1305Z Alignment Marks Dimension

 SSD1305
 Rev 2.1
 P 11/67
 Mar 2011
 Solomon Systech

**Table 5-1: SSD1305Z Bump Die Pad Coordinates** 


					<b>Table 5-1</b> :	SSD13	05Z Bu	mp Die Pa	ad Coord	inates					
Pad no.	Pad Name	X-pos	Y-pos	Pad no	Pad Name	X-pos	Y-pos	Pad no.	Pad Name	X-pos	Y-pos	Pad no.	Pad Name	X-pos	Y-pos
1	NC	-3980.5	-546.0	81	VDDIO	1137.5	-536.0	161	SEG6	3117.6	479.1	241	SEG86	-1091.2	479.1
2	NC NC	-3821.5	-546.0 -546.0	82	D0 D1	1202.5 1267.5	-536.0	162 163	SEG7 SEG8	3065.7 3013.7	479.1 479.1	242	SEG87 SEG88	-1143.1	479.1 479.1
3	NC NC	-3746.5 -3671.5	-546.0	83 84	D1	1332.5	-536.0 -536.0	163	SEG8	2961.7	479.1	243 244	SEG88	-1195.1 -1247.0	479.1
5	NC	-3596.5	-546.0	85	D3	1397.5	-536.0	165	SEG10	2909.8	479.1	245	SEG90	-1299.0	479.1
6	COM53	-3537.5	-524.0	86	VSS	1462.5	-536.0	166	SEG11	2857.8	479.1	246	SEG91	-1351.0	479.1
7	COM54	-3492.5	-524.0	87	D4	1527.5	-536.0	167	SEG12	2805.9	479.1	247	SEG92	-1402.9	479.1
8	COM55 COM56	-3447.5 -3402.5	-524.0	88 89	D5 D6	1592.5	-536.0 -536.0	168 169	SEG13 SEG14	2753.9 2701.9	479.1 479.1	248 249	SEG93	-1454.9	479.1 479.1
10	COM57	-3402.5	-524.0 -524.0	90	D6	1657.5 1722.5	-536.0	170	SEG14 SEG15	2650.0	479.1	250	SEG94 SEG95	-1506.8 -1558.8	479.1
11	COM58	-3312.5	-524.0	91	VSS	1787.5	-536.0	171	SEG16	2598.0	479.1	251	SEG96	-1610.8	479.1
12	COM59	-3267.5	-524.0	92	CLS	1852.5	-536.0	172	SEG17	2546.1	479.1	252	SEG97	-1662.7	479.1
13	COM60	-3222.5	-524.0	93	VDDIO	1917.5	-536.0	173	SEG18	2494.1	479.1	253	SEG98	-1714.7	479.1
14 15	COM61 COM62	-3177.5 -3132.5	-524.0 -524.0	94 95	VDDIO VDD	1982.5 2047.5	-536.0 -536.0	174 175	SEG19 SEG20	2442.1 2390.2	479.1 479.1	254 255	SEG99 SEG100	-1766.6 -1818.6	479.1 479.1
16	COM63	-3132.3	-524.0	96	VDD	2112.5	-536.0	176	SEG20 SEG21	2338.2	479.1	256	SEG100	-1870.6	479.1
17	NC	-3042.5	-524.0	97	VDD	2177.5	-536.0	177	SEG22	2286.3	479.1	257	SEG102	-1922.5	479.1
18	NC	-2957.5	-536.0	98	IREF	2242.5	-536.0	178	SEG23	2234.3	479.1	258	SEG103	-1974.5	479.1
19	VCC	-2892.5	-536.0	99	VCOMH	2307.5	-536.0	179	SEG24	2182.3	479.1	259	SEG104	-2026.4	479.1
20	VCC VCC	-2827.5	-536.0	100	VCC	2372.5	-536.0	180	SEG25	2130.4	479.1	260	SEG105	-2078.4	479.1
21	VCOMH	-2762.5 -2697.5	-536.0 -536.0	101	VCC VCC	2437.5 2502.5	-536.0 -536.0	181 182	SEG26 SEG27	2078.4 2026.5	479.1 479.1	261 262	SEG106 SEG107	-2130.4 -2182.3	479.1 479.1
23	VLSS	-2632.5	-536.0	102	VCC	2567.5	-536.0	183	SEG27	1974.5	479.1	263	SEG107	-2182.3	479.1
24	VLSS	-2567.5	-536.0	104	VCC	2632.5	-536.0	184	SEG29	1922.5	479.1	264	SEG109	-2286.2	479.1
25	VLSS	-2502.5	-536.0	105	VCC	2697.5	-536.0	185	SEG30	1870.6	479.1	265	SEG110	-2338.2	479.1
26	VSS	-2437.5	-536.0	106	VLSS	2762.5	-536.0	186	SEG31	1818.6	479.1	266	SEG111	-2390.2	479.1
27 28	VSS TR11	-2372.5	-536.0	107 108	VLSS VLSS	2827.5	-536.0	187 188	SEG32 SEG33	1766.7	479.1	267	SEG112	-2442.1	479.1 479.1
29	TR10	-2307.5 -2242.5	-536.0 -536.0	108	NC NC	2892.5 2957.5	-536.0 -536.0	189	SEG33	1714.7 1662.7	479.1 479.1	268 269	SEG113 SEG114	-2494.1 -2546.0	479.1
30	TR9	-2177.5	-536.0	110	NC	3042.5	-524.0	190	SEG35	1610.8	479.1	270	SEG115	-2598.0	479.1
31	TR8	-2112.5	-536.0	111	COM31	3087.5	-524.0	191	SEG36	1558.8	479.1	271	SEG116	-2650.0	479.1
32	TR7	-2047.5	-536.0	112	COM30	3132.5	-524.0	192	SEG37	1506.9	479.1	272	SEG117	-2701.9	479.1
33 34	TR6 VSS	-1982.5 -1917.5	-536.0 -536.0	113	COM29 COM28	3177.5 3222.5	-524.0 -524.0	193 194	SEG38 SEG39	1454.9 1402.9	479.1 479.1	273 274	SEG118 SEG119	-2753.9 -2805.8	479.1 479.1
35	TR5	-1917.3	-536.0	115	COM27	3267.5	-524.0	194	SEG39 SEG40	1351.0	479.1	274	SEG119 SEG120	-2803.8	479.1
36	TR4	-1787.5	-536.0	116	COM26	3312.5	-524.0	196	SEG41	1299.0	479.1	276	SEG121	-2909.8	479.1
37	TR3	-1722.5	-536.0	117	COM25	3357.5	-524.0	197	SEG42	1247.1	479.1	277	SEG122	-2961.7	479.1
38	TR2	-1657.5	-536.0	118	COM24	3402.5	-524.0	198	SEG43	1195.1	479.1	278	SEG123	-3013.7	479.1
39	TR1	-1592.5	-536.0	119	COM23	3447.5	-524.0	199	SEG44	1143.1	479.1	279	SEG124	-3065.6	479.1
40	TR0 VSS	-1527.5 -1462.5	-536.0 -536.0	120 121	COM22 COM21	3492.5 3537.5	-524.0 -524.0	200	SEG45 SEG46	1091.2 1039.2	479.1 479.1	280 281	SEG125 SEG126	-3117.6 -3169.6	479.1 479.1
42	VSSB	-1397.5	-536.0	122	NC	3596.5	-546.0	202	SEG47	987.3	479.1	282	SEG127	-3221.5	479.1
43	GDR	-1332.5	-536.0	123	NC	3671.5	-546.0	203	SEG48	935.3	479.1	283	SEG128	-3273.5	479.1
44	GDR	-1267.5	-536.0	124	NC	3746.5	-546.0	204	SEG49	883.3	479.1	284	SEG129	-3325.4	479.1
45	VDDB	-1202.5	-536.0	125	NC NC	3821.5	-546.0	205	SEG50	831.4	479.1	285	SEG130	-3377.4	479.1
46 47	VDDB VDDB	-1137.5 -1072.5	-536.0 -536.0	126 127	NC COM20	3980.5 3980.5	-546.0 -468.4	206 207	SEG51 SEG52	779.4 727.5	479.1 479.1	286 287	SEG131 NC	-3429.4 -3481.3	479.1 479.1
48	FB	-1007.5	-536.0	128	COM19	3980.5	-423.4	208	SEG53	675.5	479.1	288	NC	-3533.3	479.1
49	VBREF	-942.5	-536.0	129	COM18	3980.5	-378.4	209	SEG54	623.5	479.1	289	NC	-3585.2	479.1
50	BGGND	-877.5	-536.0	130	COM17	3980.5	-333.4	210	SEG55	571.6	479.1	290	NC	-3676.5	501.1
51	VSS	-812.5	-536.0	131	COM16	3980.5	-288.4	211	SEG56	519.6	479.1	291	NC NC	-3766.5	501.1
52 53	VDDB VCIR	-747.5 -682.5	-536.0 -536.0	132	COM15 COM14	3980.5 3980.5	-243.4 -198.4	212 213	SEG57 SEG58	467.7 415.7	479.1 479.1	292 293	NC NC	-3856.5 -3980.5	501.1 501.1
54	VCIR	-617.5	-536.0	134	COM13	3980.5	-153.4	214	SEG59	363.7	479.1	294	COM32	-3980.5	431.6
55	VDD	-552.5	-536.0	135	COM12	3980.5	-108.4	215	SEG60	259.8	479.1	295	COM33	-3980.5	386.6
56	VDD	-487.5	-536.0	136	COM11	3980.5	-63.4	216	SEG61	207.9	479.1	296	COM34		341.6
57 58	VDD VDD	-422.5 -357.5	-536.0 -536.0	137	COM10	3980.5	-18.4	217	SEG62 SEG63	155.9 103.9	479.1 479.1	297	COM35	-3980.5 -3980.5	296.6
58	VDDIO	-357.5 -292.5	-536.0 -536.0	138	COM9 COM8	3980.5 3980.5	26.6 71.6	218 219	SEG63 SEG64	52.0	479.1	298 299	COM36 COM37	-3980.5	251.6 206.6
60	VDDIO	-227.5	-536.0	140	COM7	3980.5	116.6	220	SEG65	0.0	479.1	300	COM38	-3980.5	161.6
61	VDDIO	-162.5	-536.0	141	COM6	3980.5	161.6	221	SEG66	-52.0	479.1	301	COM39	-3980.5	116.6
62	VCC	-97.5	-536.0	142	COM5	3980.5	206.6	222	SEG67	-103.9	479.1	302	COM40	-3980.5	71.6
63	VCC	-32.5	-536.0	143	COM4	3980.5	251.6	223	SEG68	-155.9	479.1	303	COM41	-3980.5	26.6
64	VCC VDDIO	32.5 97.5	-536.0 -536.0	144	COM3 COM2	3980.5 3980.5	296.6 341.6	224 225	SEG69 SEG70	-207.8 -259.8	479.1 479.1	304 305	COM42 COM43	-3980.5 -3980.5	-18.4 -63.4
66	BS0	162.5	-536.0	146	COM1	3980.5	386.6	226	SEG70	-311.8	479.1	306	COM44	-3980.5	-108.4
67	VSS	227.5	-536.0	147	COM0	3980.5	431.6	227	SEG72	-363.7	479.1	307	COM45	-3980.5	-153.4
68	BS1	292.5	-536.0	148	NC	3980.5	501.1	228	SEG73	-415.7	479.1	308	COM46	-3980.5	-198.4
69	VDDIO	357.5	-536.0	149	NC NC	3856.5	501.1	229	SEG74	-467.6	479.1	309	COM47	-3980.5	-243.4
70 71	BS2 VSS	422.5 487.5	-536.0 -536.0	150 151	NC NC	3766.5 3676.5	501.1 501.1	230 231	SEG75 SEG76	-519.6 -571.6	479.1 479.1	310 311	COM48 COM49	-3980.5 -3980.5	-288.4 -333.4
72	FR	552.5	-536.0	151	NC NC	3585.2	479.1	231	SEG76 SEG77	-623.5	479.1	311	COM49 COM50	-3980.5	-333.4
73	CL	617.5	-536.0	153	NC	3533.3	479.1	233	SEG78	-675.5	479.1	313	COM51	-3980.5	-423.4
74	VSS	682.5	-536.0	154	NC	3481.3	479.1	234	SEG79	-727.4	479.1	314	COM52	-3980.5	-468.4
75	CS#	747.5	-536.0	155	SEG0	3429.4	479.1	235	SEG80	-779.4	479.1				
76 77	RES# D/C#	812.5 877.5	-536.0 -536.0	156 157	SEG1 SEG2	3377.4 3325.5	479.1 479.1	236 237	SEG81 SEG82	-831.4 -883.3	479.1 479.1				
78	VSS	942.5	-536.0	157	SEG2 SEG3	3273.5	479.1	238	SEG82 SEG83	-883.3 -935.3	479.1				
79	R/W#(WR#)	1007.5	-536.0	159	SEG4	3221.5	479.1	239	SEG84	-987.2	479.1				

 Solomon Systech
 Mar 2011
 P 12/67
 Rev 2.1
 SSD1305

# 6 PIN ARRANGEMENT

# SSD1305T7R1 pin assignment

Figure 6-1: SSD1305T7R1 Pin Assignment



**SSD1305** Rev 2.1 P 13/67 Mar 2011 **Solomon Systech** 

Table 6-1: SSD1305T7R1 Pin Assignment

T7R1	Pin Ass	ignm	ent				
Pin #	Name		Pin#	Name		Pin #	Name
1	NC		81	SEG123		161	SEG43
2	VCC		82	SEG122		162	SEG42
3	VCOMH		83	SEG121		163	SEG41
4		<b> </b> -	84			164	
	IREF	<b>⊢</b>		SEG120			SEG40
5	D7	_	85	SEG119		165	SEG39
6	D6		86	SEG118		166	SEG38
7	D5		87	SEG117		167	SEG37
8	D4		88	SEG116		168	SEG36
9	D3		89	SEG115		169	SEG35
10	D2		90	SEG114		170	SEG34
11	D1	<u> </u>	91	SEG113		171	SEG33
		<u> </u>					
12	D0	_	92	SEG112		172	SEG32
13	E/RD#		93	SEG111		173	SEG31
14	R/W#		94	SEG110		174	SEG30
15	D/C#		95	SEG109		175	SEG29
16	RES#		96	SEG108		176	SEG28
17	CS#		97	SEG107		177	SEG27
18	NC		98	SEG106		178	SEG26
19	BS2	<b>-</b>	99	SEG105		179	SEG25
		<b> </b>					
20	BS1	_	100	SEG104		180	SEG24
21	VDD	I L	101	SEG103		181	SEG23
22	NC		102	SEG102		182	SEG22
23	NC		103	SEG101		183	SEG21
24	NC		104	SEG100		184	SEG20
25	VBREF	l ⊢	105	SEG99		185	SEG19
26	NC FD		106	SEG98		186	SEG18
27	FB	l L	107	SEG97		187	SEG17
28	VDDB	L	108	SEG96		188	SEG16
29	GDR		109	SEG95		189	SEG15
30	VSS		110	SEG94		190	SEG14
31	NC	-	111	SEG93		191	SEG13
32	NC	<b>—</b>	112	SEG92		192	SEG12
		-					
33	NC	_	113	SEG91		193	SEG11
34	COM63		114	SEG90		194	SEG10
35	COM61		115	SEG89		195	SEG9
36	COM59		116	SEG88		196	SEG8
37	COM57		117	SEG87		197	SEG7
38	COM55	⊢	118	SEG86		198	SEG6
		⊢					
39	COM53	<u> </u>	119	SEG85		199	SEG5
40	COM51		120	SEG84		200	SEG4
41	COM49		121	SEG83		201	SEG3
42	COM47		122	SEG82		202	SEG2
43	COM45		123	SEG81		203	SEG1
44	COM43	_	124	SEG80		204	SEG0
45	COM41	<u> </u>	125	SEG79		205	NC
		_					
46	COM39		126	SEG78		206	NC
47	COM37		127	SEG77		207	NC
48	COM35		128	SEG76		208	NC
49	COM33		129	SEG75		209	NC
50	COM31		130	SEG74		210	NC
51	COM29	⊢	131	SEG73		211	NC
52	COM27	l ⊩	132	SEG72		212	NC
53	COM25	L	133	SEG71		213	NC
54	COM23		134	SEG70		214	NC
55	COM21		135	SEG69		215	NC
56	COM19		136	SEG68		216	COM0
57	COM17		137	SEG67		217	COM2
		<b>⊢</b>	138			218	
58	COM15	<b> </b> -		SEG66			COM4
59	COM13	l L	139	SEG65		219	COM6
60	COM11		140	SEG64		220	COM8
61	COM9		141	SEG63		221	COM10
62	COM7		142	SEG62		222	COM12
63	COM5	-	143	SEG61		223	COM14
64		⊢	144			224	
	COM3			SEG60			COM16
65	COM1	I L	145	SEG59		225	COM18
66	NC	L	146	SEG58		226	COM20
67	NC		147	SEG57		227	COM22
68	NC		148	SEG56		228	COM24
69	NC	⊢	149	SEG55		229	COM26
70	NC	l L	150	SEG54		230	COM28
71	NC	L	151	SEG53		231	COM30
72	NC		152	SEG52		232	COM32
73	SEG131		153	SEG51		233	COM34
74	SEG130		154	SEG50		234	COM36
		⊢					
75	SEG129	⊢	155	SEG49		235	COM38
76	SEG128	L	156	SEG48		236	COM40
77	SEG127	l L	157	SEG47		237	COM42
78	SEG126		158	SEG46		238	COM44
79	SEG125		159	SEG45		239	COM46
	SEG124	⊢	160	SEG44		240	COM48
80	3EG124		IUU	SEG44	$\vdash$	<b>24</b> U	CON148

Pin#	Name
241	COM50
242	COM52
243	COM54
244	COM56
245	COM58
246	COM60
247	COM62
248	NC
249	NC

 Solomon Systech
 Mar 2011
 P 14/67
 Rev 2.1
 SSD1305

# 7 PIN DESCRIPTION

**Key:** I = Input, O = Output, IO = Bi-directional (input/output), P = Power pin

**Table 7-1: Pin Description** 

Pin Name	Pin Type	Description
$V_{ m DD}$	P	Power supply pin for core logic operation.
$V_{ m DDIO}$	P	Power supply for interface logic level. It should be match with MCU interface voltage level. $V_{\rm DDIO}$ must always be equal or lower than $V_{\rm DD}$ .
V <sub>CC</sub>	P	Power supply for panel driving voltage. This is also the most positive power voltage supply pin.
$V_{SS}$	P	This is a ground pin.
$V_{LSS}$	P	This is an analog ground pin. It should be connected to $V_{SS}$ externally.
V <sub>COMH</sub>	0	The pin for COM signal deselected voltage level. A capacitor should be connected between this pin and $V_{\rm SS}$ .
BGGND	P	This pin must be connected to ground.
$V_{ m DDB}$	P	This is a reserved pin. It must be connected to $V_{\text{DD}}$ .
$V_{SSB}$	P	This is a reserved pin. It must be connected to $V_{SS}$ .
GDR	О	This is a reserved pin. It should be kept NC (i.e. Float during normal operation).
FB	I	This is a reserved pin. It should be kept NC (i.e. Float during normal operation).
$V_{\mathrm{BREF}}$	P	This is a reserved pin. It should be kept NC (i.e. Float during normal operation).
V <sub>CIR</sub>	О	This is a reserved pin. It should be kept NC (i.e. Float during normal operation).
BS[2:0]	I	MCU bus interface selection pins. Please refer to Table 7-2 for the details of setting.
$I_{REF}$	I	This is segment output current reference pin. A resistor should be connected between this pin and $V_{SS}$ to maintain the $I_{REF}$ current at 10uA. Please refer to Figure 8-18 for the details of resistor value.
FR	O	This pin outputs RAM write synchronization signal. Proper timing between MCU data writing and frame display timing can be achieved to prevent tearing effect. It should be kept NC if it is not used. Please refer to Section 8.4 for details usage.
CL	I	This is external clock input pin. When internal clock is enabled (i.e. HIGH in CLS pin), this pin is not used and should be connected to $V_{SS}$ . When internal clock is disabled (i.e. LOW in CLS pin), this pin is the external clock source input pin.
CLS	I	This is internal clock enable pin. When it is pulled HIGH (i.e. connect to $V_{DDIO}$ ), internal clock is enabled. When it is pulled LOW, the internal clock is disabled; an external clock source must be connected to the CL pin for normal operation.
RES#	I	This pin is reset signal input. When the pin is LOW, initialization of the chip is executed. Keep this pin HIGH (i.e. connect to $V_{\rm DDIO}$ ) during normal operation.

 SSD1305
 Rev 2.1
 P 15/67
 Mar 2011
 Solomon Systech

Pin Name	Pin Type	Description
CS#	Ι	This pin is the chip select input. (active LOW)
D/C#	I	This is Data/Command control pin. When it is pulled HIGH (i.e. connect to $V_{\rm DDIO}$ ), the data at D[7:0] is treated as data. When it is pulled LOW, the data at D[7:0] will be transferred to the command register. In I <sup>2</sup> C mode, this pin acts as SA0 for slave address selection. For detail relationship to MCU interface signals, please refer to the Timing Characteristics Diagrams: Figure 13-1 to Figure 13-5.
E (RD#)	I	When interfacing to a 6800-series microprocessor, this pin will be used as the Enable (E) signal. Read/write operation is initiated when this pin is pulled HIGH (i.e. connect to $V_{\rm DDIO}$ ) and the chip is selected. When connecting to an 8080-microprocessor, this pin receives the Read (RD#) signal. Read operation is initiated when this pin is pulled LOW and the chip is selected. When serial interface is selected, this pin must be connected to $V_{\rm SS}$ .
R/W#(WR#)	I	This is read / write control input pin connecting to the MCU interface. When interfacing to a 6800-series microprocessor, this pin will be used as Read/Write (R/W#) selection input. Read mode will be carried out when this pin is pulled HIGH (i.e. connect to $V_{\rm DDIO}$ ) and write mode when LOW. When 8080 interface mode is selected, this pin will be the Write (WR#) input. Data write operation is initiated when this pin is pulled LOW and the chip is selected. When serial interface is selected, this pin must be connected to $V_{\rm SS}$ .
D[7:0]	Ю	These are 8-bit bi-directional data bus to be connected to the microprocessor's data bus. When serial interface mode is selected, D0 will be the serial clock input: SCLK; D1 will be the serial data input: SDIN and D2 should be left opened. When $I^2C$ mode is selected, D2, D1 should be tied together and serve as $SDA_{out}$ , $SDA_{in}$ in application and D0 is the serial clock input, SCL.
TR0-TR11	-	Testing reserved pins. It should be kept NC.
SEG0 ~ SEG131	О	These pins provide Segment switch signals to OLED panel. They are in high impedance stage when display is OFF.
COM0 ~ COM63	0	These pins provide Common switch signals to OLED panel. They are in high impedance state when display is OFF.
NC	-	This is dummy pin. Do not group or short NC pins together.

**Table 7-2: MCU Bus Interface Pin Selection** 

Pin Name	I <sup>2</sup> C Interface	6800- parallel interface (8 bit)	8080- parallel interface (8 bit)	Serial interface	
BS0	0	0	0	0	Note
BS1	1	0	1	0	$^{(1)}$ 0 is connected to $V_{SS}$
BS2	0	1	1	0	(2) 1 is connected to V <sub>DDIO</sub>

 Solomon Systech
 Mar 2011
 P 16/67
 Rev 2.1
 SSD1305

### 8 FUNCTIONAL BLOCK DESCRIPTIONS

# 8.1 MCU Interface selection

SSD1305 MCU interface consist of 8 data pins and 5 control pins. The pin assignment at different interface mode is summarized in Table 8-1. Different MCU mode can be set by hardware selection on BS[2:0] pins (please refer to Table 7-2 for BS[2:0] setting).

Table 8-1: MCU interface assignment under different bus interface mode

Pin Name	Data/C	Pata/Command Interface Control Signal											
Bus													
Interface	<b>D7</b>	<b>D6</b>	D5	D4	D3	D2	D1	<b>D</b> 0	E	R/W#	CS#	D/C#	RES#
8-bit 8080				D[	[7:0]				RD#	WR#	CS#	D/C#	RES#
8-bit 6800				D[	[7:0]				Е	R/W#	CS#	D/C#	RES#
SPI	Tie LO	W				NC	SDIN	SCLK	Tie LO	W	CS#	D/C#	RES#
$I^2C$	Tie LO	W				SDA <sub>OUT</sub>	$SDA_{IN}$	SCL	Tie LOW SA0 RE			RES#	

# 8.1.1 MCU Parallel 6800-series Interface

The parallel interface consists of 8 bi-directional data pins (D[7:0]), R/W#, D/C#, E and CS#.

A LOW in R/W# indicates WRITE operation and HIGH in R/W# indicates READ operation. A LOW in D/C# indicates COMMAND read/write and HIGH in D/C# indicates DATA read/write. The E input serves as data latch signal while CS# is LOW. Data is latched at the falling edge of E signal.

Table 8-2: Control pins of 6800 interface


Function	E	<b>R/W</b> #	CS#	D/C#
Write command	<b>↓</b>	L	L	L
Read status	<b>↓</b>	Н	L	L
Write data	<b>↓</b>	L	L	Н
Read data	<b>↓</b>	Н	L	Н

### Note

(1) ↓ stands for falling edge of signal H stands for HIGH in signal L stands for LOW in signal

In order to match the operating frequency of display RAM with that of the microprocessor, some pipeline processing is internally performed which requires the insertion of a dummy read before the first actual display data read. This is shown in Figure 8-1.

Figure 8-1: Data read back procedure - insertion of dummy read



# 8.1.2 MCU Parallel 8080-series Interface

The parallel interface consists of 8 bi-directional data pins (D[7:0]), RD#, WR#, D/C# and CS#.

A LOW in D/C# indicates COMMAND read/write and HIGH in D/C# indicates DATA read/write. A rising edge of RD# input serves as a data READ latch signal while CS# is kept LOW. A rising edge of WR# input serves as a data/command WRITE latch signal while CS# is kept LOW.

Figure 8-2: Example of Write procedure in 8080 parallel interface mode





Figure 8-3: Example of Read procedure in 8080 parallel interface mode



Solomon Systech Mar 2011 | P 18/67 | Rev 2.1 | SSD1305

Table 8-3: Control pins of 8080 interface (Form 1)

Function	RD#	WR#	CS#	D/C#
Write command	Н	<b>↑</b>	L	L
Read status	<b>↑</b>	Н	L	L
Write data	Н	<b>↑</b>	L	Н
Read data	<b>↑</b>	Н	L	Н

### Note

- (1) ↑ stands for rising edge of signal
  (2) H stands for HIGH in signal
- (3) L stands for LOW in signal
- (4) Refer to Figure 13-2 for Form 1 8080-Series MPU Parallel Interface Timing Characteristics

Alternatively, RD# and WR# can be keep stable while CS# serves as the data/command latch signal.


Table 8-4: Control pins of 8080 interface (Form 2)

Function	RD#	WR#	CS#	D/C#
Write command	Н	L	1	L
Read status	L	Н	<b>↑</b>	L
Write data	Н	L	<b>↑</b>	Н
Read data	L	Н	<b>↑</b>	Н

- (1) ↑ stands for rising edge of signal
- (2) H stands for HIGH in signal
- (3) L stands for LOW in signal
- (4) Refer to Figure 13-3 for Form 2 8080-Series MPU Parallel Interface Timing Characteristics

In order to match the operating frequency of display RAM with that of the microprocessor, some pipeline processing is internally performed which requires the insertion of a dummy read before the first actual display data read. This is shown in Figure 8-4.

Figure 8-4: Display data read back procedure - insertion of dummy read



P 19/67 SSD1305 Rev 2.1 Mar 2011 Solomon Systech

### **8.1.3** MCU Serial Interface

The serial interface consists of serial clock SCLK, serial data SDIN, D/C#, CS#. In SPI mode, D0 acts as SCLK, D1 acts as SDIN. For the unused data pins, D2 should be left open. The pins from D3 to D7, E and R/W# can be connected to an external ground.

Table 8-5: Control pins of Serial interface

Function	E(RD#)	R/W#(WR#)	CS#	D/C#	D0	N
Write command	Tie LOW	Tie LOW	L	L	1	(2)
Write data	Tie LOW	Tie LOW	L	Н	<b>↑</b>	(3)


### Note

- (1) ↑ stands for rising edge of signal
- (2) H stands for HIGH in signal
- (3) L stands for LOW in signal

SDIN is shifted into an 8-bit shift register on every rising edge of SCLK in the order of D7, D6, ... D0. D/C# is sampled on every eighth clock and the data byte in the shift register is written to the Graphic Display Data RAM (GDDRAM) or command register in the same clock.

Under serial mode, only write operations are allowed.

Figure 8-5: Write procedure in SPI mode



# 8.1.4 MCU I<sup>2</sup>C Interface

The  $I^2C$  communication interface consists of slave address bit SA0,  $I^2C$ -bus data signal SDA (SDA<sub>OUT</sub>/D<sub>2</sub> for output and SDA<sub>IN</sub>/D<sub>1</sub> for input) and  $I^2C$ -bus clock signal SCL (D<sub>0</sub>). Both the data and clock signals must be connected to pull-up resistors. RES# is used for the initialization of device.

# a) Slave address bit (SA0)

SSD1305 has to recognize the slave address before transmitting or receiving any information by the I<sup>2</sup>C-bus. The device will respond to the slave address following by the slave address bit ("SA0" bit) and the read/write select bit ("R/W#" bit) with the following byte format,

 $b_7 b_6 b_5 b_4 b_3 b_2 b_1 b_0$ 

0 1 1 1 1 0 SA0 R/W#

"SA0" bit provides an extension bit for the slave address. Either "0111100" or "0111101", can be selected as the slave address of SSD1305. D/C# pin acts as SA0 for slave address selection.

"R/W#" bit is used to determine the operation mode of the  $I^2C$ -bus interface. R/W#=1, it is in read mode. R/W#=0, it is in write mode.

**Solomon Systech** Mar 2011 | P 20/67 | Rev 2.1 | **SSD1305** 

- b) I<sup>2</sup>C-bus data signal (SDA)
  - SDA acts as a communication channel between the transmitter and the receiver. The data and the acknowledgement are sent through the SDA.
  - It should be noticed that the ITO track resistance and the pulled-up resistance at "SDA" pin becomes a voltage potential divider. As a result, the acknowledgement would not be possible to attain a valid logic 0 level in "SDA".
  - "SDA<sub>IN</sub>" and "SDA<sub>OUT</sub>" are tied together and serve as SDA. The "SDA<sub>IN</sub>" pin must be connected to act as SDA. The "SDA<sub>OUT</sub>" pin may be disconnected. When "SDA<sub>OUT</sub>" pin is disconnected, the acknowledgement signal will be ignored in the  $I^2C$ -bus.
- c) I<sup>2</sup>C-bus clock signal (SCL)
  - The transmission of information in the I<sup>2</sup>C-bus is following a clock signal, SCL. Each transmission of data bit is taken place during a single clock period of SCL.

# 8.1.4.1 I<sup>2</sup>C-bus Write data

The I<sup>2</sup>C-bus interface gives access to write data and command into the device. Please refer to Figure 8-6 for the write mode of I<sup>2</sup>C-bus in chronological order.

Note: Co - Continuation bit D/C# - Data / Command Selection bit ACK - Acknowledgement SA0 - Slave address bit R/W# - Read / Write Selection bit Write mode S – Start Condition / P – Stop Condition Control byte Data byte Slave Address 1 byte  $n \geq 0$  bytes  $m \ge 0$  words MSB .....LSB SSD1305 Slave Address Control byte

Figure 8-6: I<sup>2</sup>C -bus data format

# 8.1.4.2 Write mode for $I^2C$

- 1) The master device initiates the data communication by a start condition. The definition of the start condition is shown in Figure 8-7. The start condition is established by pulling the SDA from HIGH to LOW while the SCL stays HIGH.
- 2) The slave address is following the start condition for recognition use. For the SSD1305, the slave address is either "b0111100" or "b0111101" by changing the SA0 to LOW or HIGH (D/C pin acts as SA0).
- 3) The write mode is established by setting the R/W# bit to logic "0".
- 4) An acknowledgement signal will be generated after receiving one byte of data, including the slave address and the R/W# bit. Please refer to the Figure 8-8 for the graphical representation of the acknowledge signal. The acknowledge bit is defined as the SDA line is pulled down during the HIGH period of the acknowledgement related clock pulse.
- 5) After the transmission of the slave address, either the control byte or the data byte may be sent across the SDA. A control byte mainly consists of Co and D/C# bits following by six "0" 's.
  - a. If the Co bit is set as logic "0", the transmission of the following information will contain data bytes only.
  - b. The D/C# bit determines the next data byte is acted as a command or a data. If the D/C# bit is set to logic "0", it defines the following data byte as a command. If the D/C# bit is set to logic "1", it defines the following data byte as a data which will be stored at the GDDRAM. The GDDRAM column address pointer will be increased by one automatically after each data write.
- 6) Acknowledge bit will be generated after receiving each control byte or data byte.
- 7) The write mode will be finished when a stop condition is applied. The stop condition is also defined in Figure 8-7. The stop condition is established by pulling the "SDA in" from LOW to HIGH while the "SCL" stays HIGH.




Figure 8-7: Definition of the Start and Stop Condition

Solomon Systech Mar 2011 | P 22/67 | Rev 2.1 | SSD1305

DATA OUTPUT
BY TRANSMITTER

DATA OUTPUT
BY RECEIVER

SCL FROM
MASTER

1
2
8
9

START
Clock pulse for acknowledgement

Figure 8-8: Definition of the acknowledgement condition

Please be noted that the transmission of the data bit has some limitations.

- 1. The data bit, which is transmitted during each SCL pulse, must keep at a stable state within the "HIGH" period of the clock pulse. Please refer to the Figure 8-9 for graphical representations. Except in start or stop conditions, the data line can be switched only when the SCL is LOW.
- 2. Both the data line (SDA) and the clock line (SCL) should be pulled up by external resistors.




Figure 8-9: Definition of the data transfer condition

### 8.2 Command Decoder


This module determines whether the input data is interpreted as data or command. Data is interpreted based upon the input of the D/C# pin.

If D/C# pin is HIGH, D[7:0] is interpreted as display data written to Graphic Display Data RAM (GDDRAM). If it is LOW, the input at D[7:0] is interpreted as a command. Then data input will be decoded and written to the corresponding command register.

**SSD1305** | Rev 2.1 | P 23/67 | Mar 2011 | **Solomon Systech** 

### 8.3 Oscillator Circuit and Display Time Generator

Figure 8-10: Oscillator Circuit and Display Time Generator



This module is an on-chip LOW power RC oscillator circuitry. The operation clock (CLK) can be generated either from internal oscillator or external source CL pin. This selection is done by CLS pin. If CLS pin is pulled HIGH, internal oscillator is chosen and CL should be connected to  $V_{SS}$ . Pulling CLS pin LOW disables internal oscillator and external clock must be connected to CL pins for proper operation. When the internal oscillator is selected, its output frequency Fosc can be changed by command D5h A[7:4].

The display clock (DCLK) for the Display Timing Generator is derived from CLK. The division factor "D" can be programmed from 1 to 16 by command D5h

$$DCLK = F_{OSC} / D$$

The frame frequency of display is determined by the following formula.

$$F_{FRM} = \frac{F_{osc}}{D \times K \times No. \text{ of Mux}}$$

where

- D stands for clock divide ratio. It is set by command D5h A[3:0]. The divide ratio has the range from 1 to 16.
- K is the number of display clocks per row. The value is derived by

K = Phase 1 period + Phase 2 period + BANK0 pulse width

= 2 + 2 + 50 = 54 at power on reset


(Please refer to Section 8.6 "Segment Drivers / Common Drivers" for the details of the "Phase")

- Number of multiplex ratio is set by command A8h. The power on reset value is 63 (i.e. 64MUX).
- F<sub>OSC</sub> is the oscillator frequency. It can be changed by command D5h A[7:4]. The higher the register setting results in higher frequency.

Solomon Systech Mar 2011 | P 24/67 | Rev 2.1 | SSD1305

# 8.4 FR synchronization

FR synchronization signal can be used to prevent tearing effect.



The starting time to write a new image to OLED driver is depended on the MCU writing speed. If MCU can finish writing a frame image within one frame period, it is classified as fast write MCU. For MCU needs longer writing time to complete (more than one frame but within two frames), it is a slow write one.

**For fast write MCU:** MCU should start to write new frame of ram data just after rising edge of FR pulse and should be finished well before the rising edge of the next FR pulse.

**For slow write MCU**: MCU should start to write new frame ram data after the falling edge of the 1<sup>st</sup> FR pulse and must be finished before the rising edge of the 3<sup>rd</sup> FR pulse.

### 8.5 Reset Circuit

When RES# input is LOW, the chip is initialized with the following status:

- 1. Display is OFF
- 2. 132 x 64 Display Mode
- 3. Normal segment and display data column address and row address mapping (SEG0 mapped to address 00h and COM0 mapped to address 00h)
- 4. Shift register data clear in serial interface
- 5. Display start line is set at display RAM address 0
- 6. Column address counter is set at 0
- 7. Normal scan direction of the COM outputs
- 8. Contrast control register is set at 80h
- 9. Normal display mode (Equivalent to A4h command)

# **8.6** Segment Drivers / Common Drivers

Segment drivers deliver 132 current sources to drive the OLED panel. The driving current can be adjusted from 0 to 320uA with 256 steps. Common drivers generate voltage-scanning pulses.

The segment driving waveform is divided into three phases:

- 1. In phase 1, the OLED pixel charges of previous image are discharged in order to prepare for next image content display.
- 2. In phase 2, the OLED pixel is driven to the targeted voltage. The pixel is driven to attain the corresponding voltage level from  $V_{SS}$ . The period of phase 2 can be programmed in length from 1 to 15 DCLKs. If the capacitance value of the pixel of OLED panel is larger, a longer period is required to charge up the capacitor to reach the desired voltage.
- 3. In phase 3, the OLED driver switches to use current source to drive the OLED pixels and this is the current drive stage. SSD1305 employs PWM (Pulse Width Modulation) method to control the brightness of area color A, B, C, D color individually. The longer the waveform in current drive stage is, the brighter is the pixel and vice versa.




Figure 8-11: Segment Output Waveform in three phases

After finishing phase 3, the driver IC will go back to phase 1 to display the next row image data. This three-step cycle is run continuously to refresh image display on OLED panel.

The length of phase 3 for area colors: A,B,C and monochrome BANK0 can be configured by command 91h "Set Look Up Table". There are 64 steps available for each color but the one of color D is fixed at 64. The unit of the step is in DCLK.

For example, the look up table for area color A, B, is set to 20, 40 DCLKs respectively. Color B is set to be brighter than color A. Then the result segment output waveform of these two colors is shown below.





Figure 8-12: Segment Output Waveform for two different colors LUT setting

Solomon Systech Mar 2011 | P 26/67 | Rev 2.1 | SSD1305

In phase 3, the segment output waveforms under the monochrome mode and area color mode are different.


In monochrome mode, if the length of current drive pulse width is set to 50, after finishing 50 DCLKs in current drive phase, the driver IC will go back to phase 1 for next row display.

Figure 8-13: Example of Segment Output Waveform of monochrome display section under monochrome mode



In area color mode, the phase 3 of both BANK0 and area color banks (BANK1 to BANK32) are fixed into 64 DCLKs. For instance, if the length of the pulse width is set to 50, then after the end of 50 DCLKs of current drive phase, the segment waveform will be gone to  $V_{SS}$  level and the driver is still in current drive phase. This phase will be end after 64 DCLKs from the start of the phase is passed. And then the drive goes back to phase 1 for next row display. Figure 8-14 shows the example of the segment output waveform of area color display section when the pulse width of area color is set to 50.

Figure 8-14: Example of Segment Output Waveform of area color display section under area color mode



# 8.7 Graphic Display Data RAM (GDDRAM)

The GDDRAM is a bit mapped static RAM holding the bit pattern to be displayed. The size of the RAM is 132 x 64 bits and the RAM is divided into eight pages, from PAGE0 to PAGE7, as shown in Figure 8-15. In GDDRAM, PAGE0 and PAGE1 are belonged to area color section with resolution 132x16. PAGE2 to PAGE7 are used for monochrome 132x48 dot matrix display.




Figure 8-15: GDDRAM pages structure of SSD1305

When one data byte is written into GDDRAM, all the rows image data of the same page of the current column are filled (i.e. the whole column (8 bits) pointed by the column address pointer is filled.). Data bit D0 is written into the top row, while data bit D7 is written into bottom row as shown in Figure 8-16.




Figure 8-16: Enlargement of GDDRAM (No row re-mapping and column-remapping)

Solomon Systech Mar 2011 | P 28/67 | Rev 2.1 | SSD1305


For mechanical flexibility, re-mapping on both Segment and Common outputs can be selected by software as shown in Figure 8-15.

For vertical shifting of the display, an internal register storing the display start line can be set to control the portion of the RAM data to be mapped to the display (command D3h).

### 8.8 Area Color Decoder

The 132x64 display matrix is divided into 8 pages. The first two pages, PAGE0 and PAGE1, are divided into 32 banks. BANK16 and BANK32 consist of a display area of 12x8 pixels. Other banks (BANK0 to BANK15 & BANK17 to BANK31) have matrices of 8x8 pixels. Each bank can be programmed to any one of the four colors (color A, B, C and D) as the example shown in Figure 8-17. Detailed operation can be referred to command 92h in Table 9-1.

Figure 8-17: Example of area color assignment on a 132x64 OLED panel



**SSD1305** | Rev 2.1 | P 29/67 | Mar 2011 | **Solomon Systech** 

# 8.9 SEG/COM Driving block

This block is used to derive the incoming power sources into the different levels of internal use voltage and current.

- V<sub>CC</sub> is the most positive voltage supply.
- V<sub>COMH</sub> is the Common deselected level. It is internally regulated.
- V<sub>LSS</sub> is the ground path of the analog and panel current.
- I<sub>REF</sub> is a reference current source for segment current drivers I<sub>SEG</sub>. The relationship between reference current and segment current of a color is:


 $I_{SEG}$  = Contrast / 256 x  $I_{REF}$  x scale factor

in which

the contrast (0~255) is set by Set Contrast command 81h; and the scale factor is 32 by default.

The magnitude of  $I_{REF}$  is controlled by the value of resistor, which is connected between  $I_{REF}$  pin and Vss as shown in Figure 8-18. It is recommended to set  $I_{REF}$  to 10uA+/-2uA so as to achieve  $I_{SEG} = 320uA$  at maximum contrast 255.

Figure 8-18 :  $I_{\text{REF}}$  Current Setting by Resistor Value



Since the voltage at  $I_{REF}$  pin is  $V_{CC} - 3V$ , the value of resistor R1 can be found as below.

R1 = (Voltage at  $I_{REF} - V_{SS}$ ) /  $I_{REF} = (V_{CC} - 3)$  / 10uA ≈ 910kΩ for  $V_{CC} = 12V$ .

Solomon Systech Mar 2011 | P 30/67 | Rev 2.1 | SSD1305

# 8.10 Power ON and OFF sequence

The following figures illustrate the recommended power ON and power OFF sequence of SSD1305 (assume  $V_{DD}$  and  $V_{DDIO}$  are at the same voltage level).

### Power ON sequence:

- 1. Power ON V<sub>DD</sub>, V<sub>DDIO</sub>.
- 2. After V<sub>DD</sub>, V<sub>DDIO</sub> become stable, set RES# pin LOW (logic low) for at least 3us (t<sub>1</sub>) (4) and then HIGH (logic high).
- 3. After set RES# pin LOW (logic low), wait for at least 3us ( $t_2$ ). Then Power ON  $V_{CC}$ .
- 4. After V<sub>CC</sub> become stable, send command AFh for display ON. SEG/COM will be ON after 100ms  $(t_{AF})$ .




Figure 8-19: The Power ON sequence

Power OFF sequence:

- 1. Send command AEh for display OFF. 2. Power OFF  $V_{CC}^{(1),(2),(3)}$
- 3. Wait for  $t_{OFF}$ . Power OFF  $V_{DD,}V_{DDIO.}$  (where Minimum  $t_{OFF}$ =0ms  $^{(5)}$ , Typical  $t_{OFF}$ =100ms)




Figure 8-20: The Power OFF sequence

 $^{(1)}$  Since an ESD protection circuit is connected between  $V_{DD}$ ,  $V_{DDIO}$  and  $V_{CC}$ ,  $V_{CC}$  becomes lower than  $V_{DD}$  whenever  $V_{DD}$ ,  $V_{DDIO}$  is ON and  $V_{CC}$  is OFF as shown in the dotted line of  $V_{CC}$  in Figure 8-19 and Figure 8-20.

(2) V<sub>CC</sub> should be kept float (disable) when it is OFF.

(3) Power Pins (V<sub>DD</sub>, V<sub>CC</sub>) can never be pulled to ground under any circumstance.

 $^{(4)}$  The register values are reset after  $t_1$ .

(5) V<sub>DD</sub> should not be Power OFF before V<sub>CC</sub> Power OFF.

Rev 2.1 P 31/67 Mar 2011 SSD1305 Solomon Systech

# 9 COMMAND TABLE

**Table 9-1: Command Table** 

(D/C#=0, R/W#(WR#) = 0, E(RD#=1) unless specific setting is stated)

Func	lamenta	l Con	nman	d Tab	ole						
	#Hex	<b>D7</b>		<b>D5</b>	<b>D4</b>	D3	<b>D2</b>	D1	<b>D</b> 0	Command	Description
0	00~0F	0	0	0	0	X <sub>3</sub>	X <sub>2</sub>	X <sub>1</sub>	$X_0$	Set Lower Column Start Address for Page Addressing Mode	Set the lower nibble of the column start address register for Page Addressing Mode using X[3:0] as data bits. The initial display line register is reset to 0000b after RESET.
0	10~1F	0	0	0	1	X <sub>3</sub>	X <sub>2</sub>	X <sub>1</sub>	$X_0$	Set Higher Column Start Address for Page Addressing Mode	Set the higher nibble of the column start address register for Page Addressing Mode using X[3:0] as data bits. The initial display line register is reset to 0000b after RESET.
0	20 A[1:0]	0 *	0 *	1 *	0 *	0 *	0 *	0 A <sub>1</sub>	0 A <sub>0</sub>	Set Memory Addressing Mode	A[1:0] = 00b, Horizontal Addressing Mode A[1:0] = 01b, Vertical Addressing Mode A[1:0] = 10b, Page Addressing Mode (RESET) A[1:0] = 11b, Invalid
0 0 0	21 A[7:0] B[7:0]	0 A <sub>7</sub> B <sub>7</sub>	0 A <sub>6</sub> B <sub>6</sub>	1 A <sub>5</sub> B <sub>5</sub>	0 A <sub>4</sub> B <sub>4</sub>	0 A <sub>3</sub> B <sub>3</sub>	0 A <sub>2</sub> B <sub>2</sub>	$\begin{matrix} 0 \\ A_1 \\ B_1 \end{matrix}$	1 A <sub>0</sub> B <sub>0</sub>	Set Column Address	Setup column start and end address A[7:0] : Column start address, range : 0-131d, (RESET=0d) B[7:0]: Column end address, range : 0-131d, (RESET =131d)
0 0 0	22 A[2:0] B[2:0]	0 *	0 *	1 *	0 *	0 *	0 A <sub>2</sub> B <sub>2</sub>	1 A <sub>1</sub> B <sub>1</sub>	0 A <sub>0</sub> B <sub>0</sub>	Set Page Address	Setup page start and end address A[2:0]: Page start Address, range: 0-7d, (RESET = 0d) B[2:0]: Page end Address, range: 0-7d, (RESET = 7d)
0	40~7F	0	1	X <sub>5</sub>	X <sub>4</sub>	X <sub>3</sub>	X <sub>2</sub>	X <sub>1</sub>	$X_0$	Set Display Start Line	Set display RAM display start line register from 0-63 using $X_5X_3X_2X_1X_0$ . Display start line register is reset to 000000b during RESET.
0	81 A[7:0]	1 A <sub>7</sub>	0 A <sub>6</sub>	0 A <sub>5</sub>	0 A <sub>4</sub>	0 A <sub>3</sub>	0 A <sub>2</sub>	0 A <sub>1</sub>	1 A <sub>0</sub>	Set Contrast Control For BANK0	Double byte command to select 1 out of 256 contrast steps. Contrast increases as the value increases. (RESET = 80h)
0	82 A[7:0]	1 A <sub>7</sub>	0 A <sub>6</sub>	0 A <sub>5</sub>	0 A <sub>4</sub>	0 A <sub>3</sub>	0 A <sub>2</sub>	1 A <sub>1</sub>	0 A <sub>0</sub>	Set Brightness For Area Color Banks	Double byte command to select 1 out of 256 brightness steps. Brightness increases as the value increases. (RESET = 80h)
0 0 0 0 0	91 X[5:0] A[5:0] B[5:0] C[5:0]	1 * * *	0 * * * * *	0 X <sub>5</sub> A <sub>5</sub> B <sub>5</sub> C <sub>5</sub>	1 X <sub>4</sub> A <sub>4</sub> B <sub>4</sub> C <sub>4</sub>	0 X <sub>3</sub> A <sub>3</sub> B <sub>3</sub> C <sub>3</sub>	$0 \ X_2 \ A_2 \ B_2 \ C_2$	$0 \ X_1 \ A_1 \ B_1 \ C_1$	$\begin{array}{c} 1 \\ X_0 \\ A_0 \\ B_0 \\ C_0 \end{array}$	Set Look Up Table (LUT)	Set current drive pulse width of BANK0, Color A, B and C. BANK0: X[5:0] = 31 63; for pulse width set to 32 ~ 64 clocks (RESET = 110001b) Color A: A[5:0] same as above (RESET = 111111b) Color B: B[5:0] same as above (RESET = 111111b) Color C: C[5:0] same as above (RESET = 111111b)  Note  (1) Color D pulse width is fixed at 64 clocks pulse.

 Solomon Systech
 Mar 2011
 P 32/67
 Rev 2.1
 SSD1305

Fund	amenta	l Con	nman	d Tab	le						
D/C#	Hex	<b>D</b> 7	<b>D6</b>	<b>D</b> 5	<b>D4</b>	D3	<b>D2</b>	D1	<b>D</b> 0	Command	Description
0 0 0	92 A[7:0] B[7:0] C[7:0] D[7:0]	1 A <sub>7</sub> B <sub>7</sub> C <sub>7</sub> D <sub>7</sub>	0 A <sub>6</sub> B <sub>6</sub> C <sub>6</sub> D <sub>6</sub>	0 A <sub>5</sub> B <sub>5</sub> C <sub>5</sub> D <sub>5</sub>	1 A <sub>4</sub> B <sub>4</sub> C <sub>4</sub> D <sub>4</sub>	0 A <sub>3</sub> B <sub>3</sub> C <sub>3</sub> D <sub>3</sub>	$\begin{array}{c} 0 \\ A_2 \\ B_2 \\ C_2 \\ D_2 \end{array}$	$\begin{matrix} 1 \\ A_1 \\ B_1 \\ C_1 \\ D_1 \end{matrix}$	$\begin{array}{c} 0 \\ A_0 \\ B_0 \\ C_0 \\ D_0 \end{array}$	Set Bank Color of BANK1 to BANK16 (PAGE0)	Set the bank color of BANK1~BANK16 to any one of the 4 colors: A, B, C and D.  A[1:0]: 00b, 01b, 10b, or 11b for Color = A, B, C or D of BANK1  A[3:2]: 00b, 01b, 10b, or 11b for Color = A, B, C or D of BANK2  : : : : : : : : : : : : : : : : : :
0	93 A[7:0] B[7:0]	1 A <sub>7</sub> B <sub>7</sub>	$B_6$	0 A <sub>5</sub> B <sub>5</sub>	1 A <sub>4</sub> B <sub>4</sub>	0 A <sub>3</sub> B <sub>3</sub>	$\begin{array}{c} 0 \\ A_2 \\ B_2 \end{array}$	$\begin{array}{c} 1 \\ A_1 \\ B_1 \end{array}$	1 A <sub>0</sub> B <sub>0</sub>	Set Bank Color of BANK17~BANK32 (PAGE1)	of BANK15 D[7:6]: 00b, 01b, 10b, or 11b for Color = A, B, C or D of BANK16  Set the bank color of BANK17~BANK32 to any one of the 4 colors: A, B, C and D.
0	C[7:0] D[7:0]	C <sub>7</sub> D <sub>7</sub>	C <sub>6</sub> D <sub>6</sub>	C <sub>5</sub> D <sub>5</sub>	C <sub>4</sub> D <sub>4</sub>	C <sub>3</sub> D <sub>3</sub>	$C_2$ $D_2$	$C_1$ $D_1$	$egin{array}{c} C_0 \\ D_0 \end{array}$		A[1:0]: 00b, 01b, 10b, or 11b for Color = A, B, C or D of BANK17  A[3:2]: 00b, 01b, 10b, or 1b1 for Color = A, B, C or D of BANK18  : : : : : : : : : : : : : : : : : :
0	A0/A1	1	0	1	0	0	0	0	X <sub>0</sub>	Set Segment Re-map	X[0]=0b: column address 0 is mapped to SEG0 (RESET) X[0]=1b: column address 131 is mapped to SEG0
0	A4/A5	1	0	1	0	0	1	0	X <sub>0</sub>	Entire Display ON	X <sub>0</sub> =0b: Resume to RAM content display (RESET) Output follows RAM content X <sub>0</sub> =1b: Entire display ON Output ignores RAM content
0	A6/A7	1	0	1	0	0	1	1	$X_0$	Set Normal/Inverse Display	X[0]=0b: Normal display (RESET) 0 in RAM: OFF in display panel 1 in RAM: ON in display panel  X[0]=1b: inverse display 0 in RAM: ON in display panel 1 in RAM: OFF in display panel
0	A8 A[5:0]	1 *	0 *	1 A <sub>5</sub>	0 A <sub>4</sub>	1 A <sub>3</sub>	0 A <sub>2</sub>	0 A <sub>1</sub>	0 A <sub>0</sub>	Set Multiplex Ratio	Set MUX ratio to N+1 MUX N=A[5:0]: from 16MUX to 64MUX, RESET= 111111b (i.e. 64MUX) A[5:0] from 0 to 14 are invalid entry.
0	AA	1	0	1	0	1	0	1	0	Reserved	Reserved
0 0 0 0	AB A[3:0] B[7:0] C[7:0]	1 * B <sub>7</sub> C <sub>7</sub>	0 * B <sub>6</sub> C <sub>6</sub>	1 * B <sub>5</sub> C <sub>5</sub>	0 * B <sub>4</sub> C <sub>4</sub>	1 A <sub>3</sub> B <sub>3</sub> C <sub>3</sub>	0 A <sub>2</sub> B <sub>2</sub> C <sub>2</sub>	$ \begin{array}{c c}  & 1 \\  & A_1 \\  & B_1 \\  & C_1 \end{array} $	1 A <sub>0</sub> B <sub>0</sub> C <sub>0</sub>	Dim mode setting	A[3:0]: Reserved (set as 0000b) B [7:0]: Set contrast for BANK0, valid range 0-255d, please refer to command 81h C [7:0]: Set brightness for color bank, valid range 0-255d, please refer to command 82h

**SSD1305** Rev 2.1 P 33/67 Mar 2011 **Solomon Systech** 

Fund	amenta	l Con	nman	d Tab	le						
<b>D/C</b> #	Hex	<b>D7</b>	<b>D6</b>	D5	D4	<b>D3</b>	D2	D1	<b>D</b> 0	Command	Description
0	AD A[7:0]	1	0	1 0	0	1 1	1	0	1 A <sub>0</sub>	Master Configuration	A[0]=0b, Select external V <sub>CC</sub> supply (RESET) A[0]=1b, Reserved
0	AC	1	0	1	0	1	1	$A_1$	$A_0$	Set Display ON/OFF	ACh = Display ON in dim mode
	AE AF										AEh = Display OFF (sleep mode) (RESET)
											AFh = Display ON in normal mode
0	B0~B7	1	0	1	1	0	X <sub>2</sub>	X <sub>1</sub>	$X_0$	Set Page Start Address for Page Addressing Mode	Set GDDRAM Page Start Address (PAGE0~PAGE7) for Page Addressing Mode using X[2:0].
0	C0/C8	1	1	0	0	X <sub>3</sub>	0	0	0	Set COM Output Scan Direction	X[3]=0b: normal mode (RESET) Scan from COM0 to COM[N-1] X[3]=1b: remapped mode. Scan from COM[N~1] to COM0
											Where N is the Multiplex ratio.
0	D3 A[5:0]	1	1	0 A <sub>5</sub>	1 A <sub>4</sub>	0 A <sub>3</sub>	$\begin{pmatrix} 0 \\ A_2 \end{pmatrix}$	1 A <sub>1</sub>	1 A <sub>0</sub>	Set Display Offset	Set vertical shift by COM from 0~63. The value is reset to 00h after RESET.
0	D5 A[7:0]	1 A <sub>7</sub>	1 A <sub>6</sub>	0 A <sub>5</sub>	1 A <sub>4</sub>	0 A <sub>3</sub>	$1 \atop A_2$	0 A <sub>1</sub>	$\frac{1}{A_0}$	Set Display Clock Divide Ratio/Oscillator Frequency	A[3:0]: Define the divide ratio (D) of the display clocks (DCLK): Divide ratio= A[3:0] + 1, RESET is 0000b (divide ratio = 1)  A[7:4]: Set the Oscillator Frequency, F <sub>OSC</sub> . Oscillator Frequency increases with the value of A[7:4] and vice versa. RESET is 0111b Range:0000b~1111b Frequency increases as setting value increases. Refer to section 10.1.23 for details.
0	D8	1 0	1 0	0 X <sub>5</sub>	1 X <sub>4</sub>	1 0	0 X <sub>2</sub>	0 0	0 X <sub>0</sub>	Set Area Color Mode ON/OFF & Low Power Display Mode	X[5:4]= 00b (RESET): monochrome mode X[5:4]= 11b Area Color enable  X[2]=0b and X[0]=0b: Normal power mode(RESET) X[2]=1b and X[0]=1b: Set low power display mode
0	D9 A[7:0]	1 A <sub>7</sub>	1 A <sub>6</sub>	0 A <sub>5</sub>	1 A <sub>4</sub>	1 A <sub>3</sub>	0 A <sub>2</sub>	0 A <sub>1</sub>	1 A <sub>0</sub>	Set Pre-charge Period	A[3:0]: Phase 1 period of up to 15 DCLK clocks (RESET=2h); 0 is invalid entry  A[7:4]: Phase 2 period of up to 15 DCLK clocks (RESET=2h); 0 is invalid entry
0	DA	1 0	1 0	0 X <sub>5</sub>	1 X <sub>4</sub>	1 0	0 0	1 1	0 0	Set COM Pins Hardware Configuration	X[4]=0b, Sequential COM pin configuration X[4]=1b(RESET), Alternative COM pin configuration X[5]=0b(RESET), Disable COM Left/Right remap X[5]=1b, Enable COM Left/Right remap Please refer to Table 10-3 for details.

 Solomon Systech
 Mar 2011
 P 34/67
 Rev 2.1
 SSD1305

Fundamental Command Table											
D/C#	Hex	<b>D7</b>	<b>D6</b>	<b>D5</b>	D4	<b>D3</b>	<b>D2</b>	D1	<b>D</b> 0	Command	Description
	DB A[5:2]	1 0	1 0	0 A <sub>5</sub>	1 A <sub>4</sub>	1 A <sub>3</sub>	0 A <sub>2</sub>	1 0	1 0	Set V <sub>COMH</sub> Deselect Level	$ \begin{array}{ c c c c c c } \hline \textbf{A[5:2]} & \textbf{Hex} & \textbf{V}_{\text{COMH}} \textbf{ deselect level} \\ \hline 0000b & 00h & \sim 0.43 \text{ x V}_{\text{CC}} \\ \hline 1101b & 34h & \sim 0.77 \text{ x V}_{\text{CC}} \text{ (RESET)} \\ \hline 1111b & 3Ch & \sim 0.83 \text{ x V}_{\text{CC}} \\ \hline \end{array} $
0	E0	1	1	1	0	0	0	0	0	Enter Read Modify Write	Enter the Read Modify Write mode.  Details please refer to section 10.1.28.
0	E3	1	1	1	0	0	0	1	1	NOP	Command for no operation
0	EE	1	1	1	0	1	1	1	0	Exit Read Modify Write	Exit the Read Modify Write mode (Please refer to command E0h)

**SSD1305** Rev 2.1 P 35/67 Mar 2011 **Solomon Systech** 

Graphic Acceleration Command Table											
D/C#	Hex	<b>D</b> 7	<b>D6</b>	<b>D</b> 5	<b>D4</b>	D3	<b>D2</b>	D1	D0	Command	Description
0	26/27	0	0	1	0	0	1	1	$X_0$		X[0]=0, Right Horizontal Scroll
0	A[2:0]	*	*	*	*	*	$A_2$	$A_1$	$A_0$	Setup	X[0]=1, Left Horizontal Scroll
	B[2:0]	*	*	*	*	*	$\mathrm{B}_2$	$\mathbf{B}_1$	$\mathrm{B}_0$		
0	C[2:0]	*	*	*	*	*	$C_2$	$C_1$	$C_0$		A[2:0] : Set number of column scroll offset
0	D[2:0]	*	*	*	*	*	$D_2$	$D_1$	$D_0$		000b No horizontal scroll
											001b Horizontal scroll by 1 column
											010b Horizontal scroll by 2 columns
											011b Horizontal scroll by 3 columns
											100b Horizontal scroll by 4 columns
											Other values are invalid.
											B[2:0] : Define start page address 000b - PAGE0 011b - PAGE3 110b - PAGE6
											000b - PAGE0 0116 - PAGE3 1106 - PAGE6 001b - PAGE1 100b - PAGE4 111b - PAGE7
											010b - PAGE2 101b - PAGE5
											C[2:0]: Set time interval between each scroll step in
											terms of frame frequency
											000b – 6 frames 100b – 3 frames
											001b – 32 frames 101b – 4 frames
											010b – 64 frames 110b – 2 frame
											011b – 128 frames 111b – Invalid
											D[2:0]: Define end page address
											000b – PAGE0 011b – PAGE3 110b – PAGE6
											001b – PAGE1 100b – PAGE4 111b – PAGE7
											010b – PAGE2 101b – PAGE5
											The value of D[2:0] must be larger or equal
											to B[2:0]
	29/2A	0	0	1	0	1	0	$X_1$	$X_0$	Continuous	X <sub>1</sub> X <sub>0</sub> =01b : Vertical and Right Horizontal Scroll
0	A[2:0]	*	*	*	*	*	$A_2$	$A_1$	$A_0$	Vertical and	X <sub>1</sub> X <sub>0</sub> =10b : Vertical and Left Horizontal Scroll
	B[2:0]	*	*	*	*	*	$B_2$	$B_1$	$\mathrm{B}_0$	Horizontal Scroll	
0 0	C[2:0]	*	*	*	*	*	$C_2$	$C_1$	$C_0$	Setup	A[2:0]: Set number of column scroll offset
	D[2:0]	*	*	*	*	*	$D_2$	$D_1$	$D_0$		000b No horizontal scroll
0	E[5:0]	*	*	$E_5$	$E_4$	$E_3$	$E_2$	$E_1$	$E_0$		001b Horizontal scroll by 1 column
											010b Horizontal scroll by 2 columns
											011b Horizontal scroll by 3 columns 100b Horizontal scroll by 4 columns
											Other values are invalid.
											B[2:0] : Define start page address
											000b – PAGE0 011b – PAGE3 110b – PAGE6
											001b – PAGE1 100b – PAGE4 111b – PAGE7
											010b – PAGE2 101b – PAGE5
											C[2:0]: Set time interval between each scroll step in
											terms of frame frequency
											000b - 6 frames $100b - 3$ frames
											001b – 32 frames 101b – 4 frames
											010b - 64  frames $110b - 2  frame$
											011b – 128 frames 111b – Invalid
											D[2:0] : Define end page address
											000b – PAGE0 011b – PAGE3   110b – PAGE6
											001b – PAGE1   100b – PAGE4   111b – PAGE7
											010b – PAGE2   101b – PAGE5
											The value of D[2:0] must be larger or equal
											to B[2:0]
											E[5:0] : Vertical scrolling offset
											e.g. E[5:0]= 01h refer to offset =1 row
											E[5:0] = 3Fh  refer to offset  = 63  rows

 Solomon Systech
 Mar 2011
 P 36/67
 Rev 2.1
 SSD1305

	phic Accel						<b>b</b> •	<b>b</b> 4	<b>5</b> 0	la ı	b
D/Ci	Hex			-	D4	D3	D2	D1	<b>D0</b>	Command	Description
)	2E	0	0	1	0	1	1	1	0	Deactivate scroll	Stop scrolling that is configured by command 26h/27h/29h/2Ah.
											Note (1) After sending 2Eh command to deactivate the scrolling
											action, the ram data needs to be rewritten.
)	2F	0	0	1	0	1	1	1	1	Activate scroll	Start scrolling that is configured by the scrolling setup commands :26h/27h/29h/2Ah with the following valid sequences: Valid command sequence 1: 26h;2Fh. Valid command sequence 2: 27h;2Fh. Valid command sequence 3: 29h;2Fh. Valid command sequence 4: 2Ah;2Fh.
											For example, if "26h; 2Ah; 2Fh." commands are issued, the setting in the last scrolling setup command i.e. 2Ah in this case, will be executed. In other words, setting in the last scrolling setup command overwrites the setting in the previous scrolling setup commands.
) ) )	A3 A[5:0] B[6:0]	1 *	0 * B <sub>6</sub>	1 A <sub>5</sub> B <sub>5</sub>	0 A <sub>4</sub> B <sub>4</sub>	0 A <sub>3</sub> B <sub>3</sub>	$\begin{array}{c} 0 \\ A_2 \\ B_2 \end{array}$	1 A <sub>1</sub> B <sub>1</sub>	1 A <sub>0</sub> B <sub>0</sub>	Set Vertical Scrol Area	IA[5:0]: Set No. of rows in top fixed area. The No. of rows in top fixed area is referenced to the top of the GDDRAM (i.e. row 0).[RESET = 0]
											B[6:0]: Set No. of rows in scroll area. This is the number of rows to be used for vertical scrolling. The scroll area starts in the first row below the top fixed area. [RESET = 64]
											Note  (1) A[5:0]+B[6:0] <= MUX ratio (2) B[6:0] <= MUX ratio (3a) Vertical scrolling offset (E[5:0] in 29h/2Ah) < B[6:0] (3b) Set Display Start Line (X5X4X3X2X1X0 of 40h~7Fh) < B[6:0] (4) The last row of the scroll area shifts to the first row of the scroll area. (5) For 64d MUX display A[5:0] = 0, B[6:0]=64: whole area scrolls
											A[5:0] = 0, $B[6:0] < 64$ : top area scrolls A[5:0] + B[6:0] < 64: central area scrolls A[5:0] + B[6:0] = 64: bottom area scrolls Please refer to Figure 10-14 for details.

SSD1305 Rev 2.1 P 37/67 Mar 2011 Solomon Systech

Note
(1) "\*" stands for "Don't care".

Table 9-2: Read Command Table

Bit Pattern	Command	Descri	ption
$D_7D_6D_5D_4D_3D_2D_1D_0$	Status Register Read	D[7]:	Reserve
		D[6]:	"1" for display OFF / "0" for display ON
		D[5]:	Reserve
		D[4] :	Reserve
		D[3] :	Reserve
		D[2] :	Reserve
		D[1] :	Reserve
		D[0]	Reserve

#### Note

### 9.1 Data Read / Write

To read data from the GDDRAM, select HIGH for both the R/W# (WR#) pin and the D/C# pin for 6800-series parallel mode and select LOW for the E (RD#) pin and HIGH for the D/C# pin for 8080-series parallel mode. No data read is provided in serial mode operation.

In normal data read mode the GDDRAM column address pointer will be increased automatically by one after each data read.

Also, a dummy read is required before the first data read.

To write data to the GDDRAM, select LOW for the R/W# (WR#) pin and HIGH for the D/C# pin for both 6800-series parallel mode and 8080-series parallel mode. The serial interface mode is always in write mode. The GDDRAM column address pointer will be increased automatically by one after each data write.

**Table 9-3: Address increment table (Automatic)** 

D/C#	R/W# (WR#)	Comment	Address Increment
0	0	Write Command	No
0	1	Read Status	No
1	0	Write Data	Yes
1	1	Read Data	Yes (1)

#### Note

Solomon Systech Mar 2011 P 38/67 Rev 2.1 SSD1305

<sup>(1)</sup> Patterns other than those given in the Command Table are prohibited to enter the chip as a command; as unexpected results can occur.

<sup>(1)</sup> If read-data command is issued in read-modify-write mode no address increase occurs.

### 10 COMMAND DESCRIPTIONS

#### 10.1 Fundamental Command

# 10.1.1 Set Lower Column Start Address for Page Addressing Mode (00h~0Fh)

This command specifies the lower nibble of the 8-bit column start address for the display data RAM under Page Addressing Mode. The column address will be incremented by each data access. Please refer to Section Table 9-1 and Section 10.1.3 for details.

### 10.1.2 Set Higher Column Start Address for Page Addressing Mode (10h~1Fh)

This command specifies the higher nibble of the 8-bit column start address for the display data RAM under Page Addressing Mode. The column address will be incremented by each data access. Please refer to Section Table 9-1 and Section 10.1.3 for details.

# 10.1.3 Set Memory Addressing Mode (20h)

There are 3 different memory addressing mode in SSD1305: page addressing mode, horizontal addressing mode and vertical addressing mode. This command sets the way of memory addressing into one of the above three modes. In there, "COL" means the graphic display data RAM column.

## Page addressing mode (A[1:0]=10xb)

In page addressing mode, after the display RAM is read/written, the column address pointer is increased automatically by 1. If the column address pointer reaches column end address, the column address pointer is reset to column start address and page address pointer is not changed. Users have to set the new page and column addresses in order to access the next page RAM content The sequence of movement of the PAGE and column address point for page addressing mode is shown in Figure 10-1.


Figure 10-1: Address Pointer Movement of Page addressing mode

In normal display data RAM read or write and page addressing mode, the following steps are required to define the starting RAM access pointer location:

- Set the page start address of the target display location by command B0h to B7h.
- Set the lower start column address of pointer by command 00h~0Fh.
- Set the upper start column address of pointer by command 10h~1Fh.

For example, if the page address is set to B2h, lower column address is 03h and upper column address is 10h, then that means the starting column is SEG3 of PAGE2. The RAM access pointer is located as shown in Figure 10-2. The input data byte will be written into RAM position of column 3.

Figure 10-2: Example of GDDRAM access pointer setting in Page Addressing Mode (No row and column-



**SSD1305** | Rev 2.1 | P 39/67 | Mar 2011 | **Solomon Systech** 

### Horizontal addressing mode (A[1:0]=00b)

In horizontal addressing mode, after the display RAM is read/written, the column address pointer is increased automatically by 1. If the column address pointer reaches column end address, the column address pointer is reset to column start address and page address pointer is increased by 1. The sequence of movement of the page and column address point for horizontal addressing mode is shown in Figure 10-3. When both column and page address pointers reach the end address, the pointers are reset to column start address and page start address (Dotted line in Figure 10-3.)

 COL0
 COL 1
 .....
 COL 130
 COL 131

 PAGE0
 Image: Color of the color of t

Figure 10-3: Address Pointer Movement of Horizontal addressing mode

### Vertical addressing mode: (A[1:0]=01b)

In vertical addressing mode, after the display RAM is read/written, the page address pointer is increased automatically by 1. If the page address pointer reaches the page end address, the page address pointer is reset to page start address and column address pointer is increased by 1. The sequence of movement of the page and column address point for vertical addressing mode is shown in Figure 10-4. When both column and page address pointers reach the end address, the pointers are reset to column start address and page start address (Dotted line in Figure 10-4.)




Figure 10-4: Address Pointer Movement of Vertical addressing mode

In normal display data RAM read or write and horizontal / vertical addressing mode, the following steps are required to define the RAM access pointer location:

- Set the column start and end address of the target display location by command 21h.
- Set the page start and end address of the target display location by command 22h.

Example is shown in Figure 10-5.

### 10.1.4 Set Column Address (21h)

This triple byte command specifies column start address and end address of the display data RAM. This command also sets the column address pointer to column start address. This pointer is used to define the current read/write column address in graphic display data RAM. If horizontal address increment mode is enabled by command 20h, after finishing read/write one column data, it is incremented automatically to the next column address. Whenever the column address pointer finishes accessing the end column address, it is reset back to start column address and the row address is incremented to the next row.

Solomon Systech Mar 2011 | P 40/67 | Rev 2.1 | SSD1305

## 10.1.5 Set Page Address (22h)

This triple byte command specifies page start address and end address of the display data RAM. This command also sets the page address pointer to page start address. This pointer is used to define the current read/write page address in graphic display data RAM. If vertical address increment mode is enabled by command 20h, after finishing read/write one page data, it is incremented automatically to the next page address. Whenever the page address pointer finishes accessing the end page address, it is reset back to start page address.

The figure below shows the way of column and page address pointer movement through the example: column start address is set to 2 and column end address is set to 129, page start address is set to 1 and page end address is set to 6; Horizontal address increment mode is enabled by command 20h. In this case, the graphic display data RAM column accessible range is from column 2 to column 129 and from page 1 to page 6 only. In addition, the column address pointer is set to 2 and page address pointer is set to 1. After finishing read/write one pixel of data, the column address is increased automatically by 1 to access the next RAM location for next read/write operation (*solid line in Figure 10-5*). Whenever the column address pointer finishes accessing the end column 129, it is reset back to column 2 and page address is automatically increased by 1 (*solid line in Figure 10-5*). While the end page 6 and end column 129 RAM location is accessed, the page address is reset back to 1 and the column address is reset back to 2 (*dotted line in Figure 10-5*).

Figure 10-5: Example of Column and Row Address Pointer Movement

**SSD1305** | Rev 2.1 | P 41/67 | Mar 2011 | **Solomon Systech** 

### 10.1.6 Set Display Start Line (40h~7Fh)

This command sets the Display Start Line register to determine starting address of display RAM, by selecting a value from 0 to 63. With value equal to 0, RAM row 0 is mapped to COM0. With value equal to 1, RAM row 1 is mapped to COM0 and so on.

Refer to Table 10-1 for more illustrations.

## 10.1.7 Set Contrast Control for BANK0 (81h)

This command sets the Contrast Setting of the display. The chip has 256 contrast steps from 00h to FFh. The segment output current increases as the contrast step value increases. See Figure 10-6 below.




Figure 10-6: Segment current vs Contrast setting

### 10.1.8 Set Brightness for Area Color Banks (82h)

This command sets the Brightness Setting of the display for the area color banks. The chip has 256 brightness steps from 00h to FFh. The segment output current increases as the brightness step value increases.

This setting does not affect the contrast of BANK0, which is set by command 81h.

### 10.1.9 Set Look Up Table (LUT) (91h)

The SSD1305 provides 4 color settings - Colors A, B, C and D for the bank color of BANK1 to BANK32 under the area color mode. The color intensity (or grey scale) is defined by the current drive pulse width. This pulse width setting must be stored in the Look Up Table (LUT). The pulse width of colors A, B, C is programmable from 32 to 64 DCLKs. The color D is fixed at 64 DCLKs pulse width. For the grey scale in BANK0, the pulse width is programmable from 32 to 64 DCLKs. Please refer to 91h command in Table 9-1 for details of the LUT setting.

After setting the pulse widths for the color of A, B, C, D and BANKO, the next step is to define the color of each display area. Each bank can be programmable to any one of the 4 colors (A, B, C and D). The user can use 92h and 93h commands for the bank color setting. It should be notice that this is only applicable in area color mode.

Solomon Systech Mar 2011 | P 42/67 | Rev 2.1 | SSD1305

## 10.1.10 Set Bank Color of BANK1 to BANK16 (PAGE0) (92h)

This command maps the bank color (pulse width) of BANK1~BANK16 to any one of the 4 colors: A, B, C and D. For details of the setting, please refer to 92h command in Table 9-1.

### 10.1.11 Set Bank Color of BANK17 to BANK32 (PAGE0) (93h)

This command maps the bank color (pulse width) of BANK17~BANK32 to any one of the 4 colors: A, B, C and D. For details of the setting, please refer to 93h command in Table 9-1.

## 10.1.12 Set Segment Re-map (A0h/A1h)

This command changes the mapping between the display data column address and the segment driver. It allows flexibility in OLED module design. Please refer to Table 9-1.

This command only affects subsequent data input. Data already stored in GDDRAM will have no changes.

### 10.1.13 Entire Display ON (A4h/A5h)

A4h command enable display outputs according to the GDDRAM contents.

If A5h command is issued, then by using A4h command, the display will resume to the GDDRAM contents. In other words, A4h command resumes the display from entire display "ON" stage.

A5h command forces the entire display to be "ON", regardless of the contents of the display data RAM.

# 10.1.14 Set Normal/Inverse Display (A6h/A7h)

This command sets the display to be either normal or inverse. In normal display a RAM data of 1 indicates an "ON" pixel while in inverse display a RAM data of 0 indicates an "ON" pixel.

### **10.1.15** Set Multiplex Ratio (A8h)

This command switches the default 63 multiplex mode to any multiplex ratio, ranging from 16 to 63. The output pads COM0~COM63 will be switched to the corresponding COM signal.

### **10.1.16** Reserved (AAh)

This command is reserved.

### **10.1.17 Dim Mode setting (ABh)**

This command contains multiple bits to configure the contrast and brightness of color bank for the display in dim mode. The brightness setting of color bank can be set different to normal mode (AFh). The display can be set in dim mode through command ACh.

### **10.1.18** Master Configuration (ADh)

This command selects the external  $V_{CC}$  power supply by default. As external  $V_{CC}$  power supply is selected, external  $V_{CC}$  power should be connected to the  $V_{CC}$  pin.

**SSD1305** | Rev 2.1 | P 43/67 | Mar 2011 | **Solomon Systech** 

## 10.1.19 Set Display ON/OFF (ACh/AEh/AFh)

These single byte commands are used to turn the OLED panel display ON or OFF.

When the display is ON, the selected circuits by Set Master Configuration command will be turned ON. When the display is OFF, those circuits will be turned OFF and the segment and common output are in high impedance state.

These commands set the display to one of the three states:

o ACh: Dim Mode Display ON

o AEh : Display OFF

AFh: Normal Brightness Display ON

where the dim mode settings are controlled by command ABh.




Figure 10-7: Transition between different modes

# 10.1.20 Set Page Start Address for Page Addressing Mode (B0h~B7h)

This command positions the page start address from 0 to 7 in GDDRAM under Page Addressing Mode. Please refer to Table 9-1 and Section 10.1.3 for details.

## 10.1.21 Set COM Output Scan Direction (C0h/C8h)

This command sets the scan direction of the COM output, allowing layout flexibility in the OLED module design. Additionally, the display will show once this command is issued. For example, if this command is sent during normal display then the graphic display will be vertically flipped immediately. Please refer to Table 10-3 for details.

# 10.1.22 Set Display Offset (D3h)

This is a double byte command. The second command specifies the mapping of the display start line to one of  $COM0\sim COM63$  (assuming that COM0 is the display start line then the display start line register is equal to 0). For example, to move the COM16 towards the COM0 direction by 16 lines the 6-bit data in the second byte should be given as 010000b. To move in the opposite direction by 16 lines the 6-bit data should be given by 64-16, so the second byte would be 100000b.

The following two tables (Table 10-1, Table 10-2) show the example of setting the command C0h/C8h and D3h.

Solomon Systech Mar 2011 | P 44/67 | Rev 2.1 | SSD1305


Table 10-1: Example of Set Display Offset and Display Start Line with no Remap

	Output  64 64 64 56 56 56 56										1		
		64 rmal		64 ormal		mal		66 rmal		56 rmal		56 rmal	Set MUX ratio(A8h) COM Normal / Remapped (C0h / C8h)
Hardware		0	INC	8		0		0		8		0	Display offset (D3h)
pin name		0		0		8		0		0		8	Display start line (40h - 7Fh)
COM0 COM1	Row0 Row1	RAM0 RAM1	Row8 Row9	RAM8 RAM9	Row0 Row1	RAM8 RAM9	Row0 Row1	RAM0 RAM1	Row8 Row9	RAM8 RAM9	Row0 Row1	RAM8 RAM9	
COM2	Row2	RAM2	Row10	RAM10	Row2	RAM10	Row2	RAM2	Row10	RAM10	Row2	RAM10	
COM3	Row3	RAM3	Row11	RAM11	Row3	RAM11	Row3	RAM3	Row11	RAM11	Row3	RAM11	
COM4 COM5	Row4 Row5	RAM4 RAM5	Row12 Row13	RAM12 RAM13	Row4 Row5	RAM12 RAM13	Row4 Row5	RAM4 RAM5	Row12 Row13	RAM12 RAM13	Row4 Row5	RAM12 RAM13	
COM6	Row6	RAM6	Row13	RAM14	Rows Row6	RAM14	Rows	RAM6	Row13	RAM14	Row6	RAM14	
COM7	Row7	RAM7	Row15	RAM15	Row7	RAM15	Row7	RAM7	Row15	RAM15	Row7	RAM15	
COM8	Row8	RAM8	Row16	RAM16	Row8	RAM16	Row8	RAM8	Row16	RAM16	Row8	RAM16	
COM9 COM10	Row9 Row10	RAM9 RAM10	Row17 Row18	RAM17 RAM18	Row9 Row10	RAM17 RAM18	Row9 Row10	RAM9 RAM10	Row17 Row18	RAM17 RAM18	Row9 Row10	RAM17 RAM18	
COM11	Row11	RAM11	Row19	RAM19	Row11	RAM19	Row11	RAM11	Row19	RAM19	Row11	RAM19	
COM12	Row12	RAM12	Row20	RAM20	Row12	RAM20	Row12	RAM12	Row20	RAM20	Row12	RAM20	
COM13 COM14	Row13 Row14	RAM13 RAM14	Row21 Row22	RAM21 RAM22	Row13 Row14	RAM21 RAM22	Row13 Row14	RAM13 RAM14	Row21 Row22	RAM21 RAM22	Row13 Row14	RAM21 RAM22	
COM15	Row15	RAM15	Row23	RAM23	Row15	RAM23	Row15	RAM15	Row23	RAM23	Row15	RAM23	
COM16	Row16	RAM16	Row24	RAM24	Row16	RAM24	Row16	RAM16	Row24	RAM24	Row16	RAM24	
COM17 COM18	Row17 Row18	RAM17 RAM18	Row25 Row26	RAM25 RAM26	Row17 Row18	RAM25 RAM26	Row17 Row18	RAM17 RAM18	Row25 Row26	RAM25 RAM26	Row17 Row18	RAM25 RAM26	
COM19	Row19	RAM19	Row27	RAM27	Row19	RAM27	Row19	RAM19	Row27	RAM27	Row19	RAM27	
COM20	Row20	RAM20	Row28	RAM28	Row20	RAM28	Row20	RAM20	Row28	RAM28	Row20	RAM28	
COM21	Row21	RAM21	Row29	RAM29	Row21	RAM29	Row21	RAM21	Row29	RAM29	Row21	RAM29	
COM22 COM23	Row22 Row23	RAM22 RAM23	Row30 Row31	RAM30 RAM31	Row22 Row23	RAM30 RAM31	Row22 Row23	RAM22 RAM23	Row30 Row31	RAM30 RAM31	Row22 Row23	RAM30 RAM31	
COM24	Row24	RAM24	Row32	RAM32	Row24	RAM32	Row24	RAM24	Row32	RAM32	Row24	RAM32	
COM25	Row25	RAM25	Row33	RAM33	Row25	RAM33	Row25	RAM25	Row33	RAM33	Row25	RAM33	
COM26 COM27	Row26 Row27	RAM26 RAM27	Row34 Row35	RAM34 RAM35	Row26 Row27	RAM34 RAM35	Row26 Row27	RAM26 RAM27	Row34 Row35	RAM34 RAM35	Row26 Row27	RAM34 RAM35	
COM28	Row28	RAM28	Row36	RAM36	Row28	RAM36	Row28	RAM28	Row36	RAM36	Row28	RAM36	
COM29	Row29	RAM29	Row37	RAM37	Row29	RAM37	Row29	RAM29	Row37	RAM37	Row29	RAM37	
COM30 COM31	Row30 Row31	RAM30 RAM31	Row38 Row39	RAM38 RAM39	Row30 Row31	RAM38 RAM39	Row30 Row31	RAM30 RAM31	Row38 Row39	RAM38 RAM39	Row30 Row31	RAM38 RAM39	
COM32	Row32	RAM32	Row40	RAM40	Row32	RAM40	Row32	RAM32	Row40	RAM40	Row32	RAM40	
COM33	Row33	RAM33	Row41	RAM41	Row33	RAM41	Row33	RAM33	Row41	RAM41	Row33	RAM41	
COM34	Row34	RAM34	Row42	RAM42	Row34	RAM42	Row34	RAM34	Row42	RAM42	Row34	RAM42	
COM35 COM36	Row35 Row36	RAM35 RAM36	Row43 Row44	RAM43 RAM44	Row35 Row36	RAM43 RAM44	Row35 Row36	RAM35 RAM36	Row43 Row44	RAM43 RAM44	Row35 Row36	RAM43 RAM44	
COM37	Row37	RAM37	Row45	RAM45	Row37	RAM45	Row37	RAM37	Row45	RAM45	Row37	RAM45	
COM38	Row38	RAM38	Row46	RAM46	Row38	RAM46	Row38	RAM38	Row46	RAM46	Row38	RAM46	
COM39 COM40	Row39 Row40	RAM39 RAM40	Row47 Row48	RAM47 RAM48	Row39 Row40	RAM47 RAM48	Row39 Row40	RAM39 RAM40	Row47 Row48	RAM47 RAM48	Row39 Row40	RAM47 RAM48	
COM41	Row41	RAM41	Row49	RAM49	Row41	RAM49	Row41	RAM41	Row49	RAM49	Row41	RAM49	
COM42	Row42	RAM42	Row50	RAM50	Row42	RAM50	Row42	RAM42	Row50	RAM50	Row42	RAM50	
COM43 COM44	Row43 Row44	RAM43 RAM44	Row51 Row52	RAM51 RAM52	Row43 Row44	RAM51 RAM52	Row43 Row44	RAM43 RAM44	Row51 Row52	RAM51 RAM52	Row43 Row44	RAM51 RAM52	
COM45	Row45	RAM45	Row53	RAM53	Row45	RAM53	Row45	RAM45	Row53	RAM53	Row45	RAM53	
COM46	Row46	RAM46	Row54	RAM54	Row46	RAM54	Row46	RAM46	Row54	RAM54	Row46	RAM54	
COM47 COM48	Row47 Row48	RAM47 RAM48	Row55 Row56	RAM55 RAM56	Row47 Row48	RAM55 RAM56	Row47 Row48	RAM47 RAM48	Row55	RAM55	Row47 Row48	RAM55 RAM56	
COM49	Row49	RAM49	Row57	RAM57	Row49	RAM57	Row49	RAM49	-	-	Row49	RAM57	
COM50	Row50	RAM50	Row58	RAM58	Row50	RAM58	Row50	RAM50	-	-	Row50	RAM58	
COM51	Row51	RAM51	Row59	RAM59	Row51	RAM59	Row51	RAM51	-	-	Row51	RAM59	
COM52 COM53	Row52 Row53	RAM52 RAM53	Row60 Row61	RAM60 RAM61	Row52 Row53	RAM60 RAM61	Row52 Row53	RAM52 RAM53	-	-	Row52 Row53	RAM60 RAM61	
COM54	Row54	RAM54	Row62	RAM62	Row54	RAM62	Row54	RAM54	-	-	Row54	RAM62	
COM55	Row55	RAM55	Row63	RAM63	Row55	RAM63	Row55	RAM55	- Dao	-	Row55	RAM63	
COM56 COM57	Row56 Row57	RAM56 RAM57	Row0 Row1	RAM0 RAM1	Row56 Row57	RAM0 RAM1	_	-	Row0 Row1	RAM0 RAM1		-	
COM58	Row58	RAM58	Row2	RAM2	Row58	RAM2	-	-	Row2	RAM2	-	-	
COM59	Row59	RAM59	Row3	RAM3	Row59	RAM3	-	-	Row3	RAM3	-	-	
COM60 COM61	Row60 Row61	RAM60 RAM61	Row4 Row5	RAM4 RAM5	Row60 Row61	RAM4 RAM5	_	-	Row4 Row5	RAM4 RAM5	-	-	
COM62	Row62	RAM62	Row6	RAM6	Row62	RAM6	-	-	Rows Row6	RAM6	] -	-	
COM63	Row63	RAM63	Row7	RAM7	Row63	RAM7	-	-	Row7	RAM7	-	-	
Display examples	(	a)		(b)	(	c)	(	d)	(	e)	(	(f)	
CAMILIPIES			$\overline{}$							$\neg \vdash$	<u> </u>	_	<u>-</u>
											1	<b>=</b>	
	SOLOMON						SOLON			-			
	SOLOMON SYSTECH						SYSTE	ECH		SOL	OMON		
L	SYSTECH						-			200			
	(a) (b)				(c)	)		(	(d)				
	9 9												
	SO.	LOMON			SOLOMON		SOLOMON						
					SYSTECH		SYSTECH						
(e) (f)					-			(RAM	1)				
	(e) (1)												

**SSD1305** Rev 2.1 P 45/67 Mar 2011 **Solomon Systech** 

Table 10-2: Example of Set Display Offset and Display Start Line with Remap

	Table	10-2 .12	xampic	or bet 1	praj	Oliset	Output Court Line With 1				Kemap				1
	6	64	6	64	6	64		8	4	8	4	18	4	18	Set MUX ratio(A8h)
		map		map		map		map	Rer		Rer			map	COM Normal / Remapped (C0h / C8h)
Hardw are		0		8		0		0		3		0		8	Display offset (D3h)
pin name		0		0		8		0	-	)		8	1	6	Display start line (40h - 7Fh)
COM0 COM1	Row 63 Row 62	RAM63 RAM62	Row 7 Row 6	RAM7 RAM6	Row 63 Row 62	RAM7 RAM6	Row 47 Row 46	RAM47 RAM46	-	-	Row 47 Row 46	RAM55 RAM54	-	-	
COM2	Row 62	RAM61	Row 5	RAM5	Row 62	RAM5	Row 45	RAM45	_	-	Row 45	RAM53	_		
COM3	Row 60	RAM60	Row 4	RAM4	Row 60	RAM4	Row 44	RAM44	-	-	Row 44	RAM52	-	-	
COM4	Row 59	RAM59	Row 3	RAM3	Row 59	RAM3	Row 43	RAM43	-	-	Row 43	RAM51	-	-	
COM5	Row 58	RAM58	Row 2	RAM2	Row 58	RAM2	Row 42	RAM42	-	-	Row 42	RAM50	-	-	
COM6	Row 57	RAM57	Row 1	RAM1	Row 57	RAM1	Row 41	RAM41	-	-	Row 41	RAM49	-	-	
COM7	Row 56	RAM56	Row 0	RAM0	Row 56	RAM0	Row 40	RAM40	- D 47	-	Row 40	RAM48	- D 47	-	
COM8 COM9	Row 55 Row 54	RAM55 RAM54	Row 63 Row 62	RAM63 RAM62	Row 55 Row 54	RAM63 RAM62	Row 39 Row 38	RAM39 RAM38	Row 47 Row 46	RAM47 RAM46	Row 39 Row 38	RAM47 RAM46	Row 47 Row 46	RAM63 RAM62	
COM10	Row 54	RAM53	Row 62 Row 61	RAM61	Row 54 Row 53	RAM61	Row 37	RAM37	Row 45	RAM45	Row 37	RAM45	Row 45	RAM61	
COM11	Row 52	RAM52	Row 60	RAM60	Row 52	RAM60	Row 36	RAM36	Row 44	RAM44	Row 36	RAM44	Row 44	RAM60	
COM12	Row 51	RAM51	Row 59	RAM59	Row 51	RAM59	Row 35	RAM35	Row 43	RAM43	Row 35	RAM43	Row 43	RAM59	
COM13	Row 50	RAM50	Row 58	RAM58	Row 50	RAM58	Row 34	RAM34	Row 42	RAM42	Row 34	RAM42	Row 42	RAM58	
COM14	Row 49	RAM49	Row 57	RAM57	Row 49	RAM57	Row 33	RAM33	Row 41	RAM41	Row 33	RAM41	Row 41	RAM57	
COM15	Row 48	RAM48	Row 56	RAM56	Row 48	RAM56	Row 32	RAM32	Row 40	RAM40	Row 32	RAM40	Row 40	RAM56	
COM16	Row 47	RAM47	Row 55	RAM55	Row 47	RAM55	Row 31	RAM31	Row 39	RAM39 RAM38	Row 31	RAM39 RAM38	Row 39	RAM55	
COM17 COM18	Row 46 Row 45	RAM46 RAM45	Row 54 Row 53	RAM54 RAM53	Row 46 Row 45	RAM54 RAM53	Row 30 Row 29	RAM30 RAM29	Row 38 Row 37	RAM37	Row 30 Row 29	RAM37	Row 38 Row 37	RAM54 RAM53	
COM19	Row 44	RAM44	Row 52	RAM52	Row 43	RAM52	Row 28	RAM28	Row 36	RAM36	Row 28	RAM36	Row 36	RAM52	
COM20	Row 43	RAM43	Row 51	RAM51	Row 43	RAM51	Row 27	RAM27	Row 35	RAM35	Row 27	RAM35	Row 35	RAM51	
COM21	Row 42	RAM42	Row 50	RAM50	Row 42	RAM50	Row 26	RAM26	Row 34	RAM34	Row 26	RAM34	Row 34	RAM50	
COM22	Row 41	RAM41	Row 49	RAM49	Row 41	RAM49	Row 25	RAM25	Row 33	RAM33	Row 25	RAM33	Row 33	RAM49	
COM23	Row 40	RAM40	Row 48	RAM48	Row 40	RAM48	Row 24	RAM24	Row 32	RAM32	Row 24	RAM32	Row 32	RAM48	
COM24	Row 39	RAM39	Row 47	RAM47	Row 39	RAM47	Row 23	RAM23	Row 31	RAM31	Row 23	RAM31	Row 31	RAM47	
COM25 COM26	Row 38 Row 37	RAM38 RAM37	Row 46 Row 45	RAM46 RAM45	Row 38 Row 37	RAM46 RAM45	Row 22 Row 21	RAM22 RAM21	Row 30 Row 29	RAM30 RAM29	Row 22 Row 21	RAM30 RAM29	Row 30 Row 29	RAM46 RAM45	
COM27	Row 36	RAM36	Row 43	RAM44	Row 36	RAM44	Row 21	RAM20	Row 28	RAM28	Row 20	RAM28	Row 28	RAM44	
COM28	Row 35	RAM35	Row 43	RAM43	Row 35	RAM43	Row 19	RAM19	Row 27	RAM27	Row 19	RAM27	Row 27	RAM43	
COM29	Row 34	RAM34	Row 42	RAM42	Row 34	RAM42	Row 18	RAM18	Row 26	RAM26	Row 18	RAM26	Row 26	RAM42	
COM30	Row 33	RAM33	Row 41	RAM41	Row 33	RAM41	Row 17	RAM17	Row 25	RAM25	Row 17	RAM25	Row 25	RAM41	
COM31	Row 32	RAM32	Row 40	RAM40	Row 32	RAM40	Row 16	RAM16	Row 24	RAM24	Row 16	RAM24	Row 24	RAM40	
COM32 COM33	Row 31	RAM31	Row 39	RAM39	Row 31	RAM39	Row 15	RAM15	Row 23	RAM23	Row 15	RAM23 RAM22	Row 23	RAM39 RAM38	
COM34	Row 30 Row 29	RAM30 RAM29	Row 38 Row 37	RAM38 RAM37	Row 30 Row 29	RAM38 RAM37	Row 14 Row 13	RAM14 RAM13	Row 22 Row 21	RAM22 RAM21	Row 14 Row 13	RAM21	Row 22 Row 21	RAM37	
COM35	Row 28	RAM28	Row 36	RAM36	Row 28	RAM36	Row 12	RAM12	Row 20	RAM20	Row 12	RAM20	Row 20	RAM36	
COM36	Row 27	RAM27	Row 35	RAM35	Row 27	RAM35	Row 11	RAM11	Row 19	RAM19	Row 11	RAM19	Row 19	RAM35	
COM37	Row 26	RAM26	Row 34	RAM34	Row 26	RAM34	Row 10	RAM10	Row 18	RAM18	Row 10	RAM18	Row 18	RAM34	
COM38	Row 25	RAM25	Row 33	RAM33	Row 25	RAM33	Row 9	RAM9	Row 17	RAM17	Row 9	RAM17	Row 17	RAM33	
COM39	Row 24	RAM24	Row 32	RAM32	Row 24	RAM32	Row 8	RAM8	Row 16	RAM16	Row 8	RAM16	Row 16	RAM32	
COM40 COM41	Row 23 Row 22	RAM23 RAM22	Row 31 Row 30	RAM31 RAM30	Row 23 Row 22	RAM31 RAM30	Row 7 Row 6	RAM7 RAM6	Row 15 Row 14	RAM15 RAM14	Row 7 Row 6	RAM15 RAM14	Row 15 Row 14	RAM31 RAM30	
COM41	Row 22	RAM21	Row 30 Row 29	RAM29	Row 22 Row 21	RAM29	Row 5	RAM5	Row 14 Row 13	RAM13	Row 5	RAM13	Row 14 Row 13	RAM29	
COM43	Row 20	RAM20	Row 28	RAM28	Row 20	RAM28	Row 4	RAM4	Row 12	RAM12	Row 4	RAM12	Row 12	RAM28	
COM44	Row 19	RAM19	Row 27	RAM27	Row 19	RAM27	Row 3	RAM3	Row 11	RAM11	Row 3	RAM11	Row 11	RAM27	
COM45	Row 18	RAM18	Row 26	RAM26	Row 18	RAM26	Row 2	RAM2	Row 10	RAM10	Row 2	RAM10	Row 10	RAM26	
COM46	Row 17	RAM17	Row 25	RAM25	Row 17	RAM25	Row 1	RAM1	Row 9	RAM9	Row 1	RAM9	Row 9	RAM25	
COM47	Row 16	RAM16	Row 24	RAM24	Row 16	RAM24	Row 0	RAM0	Row 8	RAM8	Row 0	RAM8	Row 8	RAM24	
COM48 COM49	Row 15 Row 14	RAM15 RAM14	Row 23 Row 22	RAM23 RAM22	Row 15 Row 14	RAM23 RAM22	[	-	Row 7 Row 6	RAM7 RAM6	-	-	Row 7 Row 6	RAM23 RAM22	
COM50	Row 14 Row 13	RAM13	Row 22 Row 21	RAM21	Row 14 Row 13	RAM21	-	-	Row 5	RAM5	_	-	Row 5	RAM21	
COM51	Row 12	RAM12	Row 20	RAM20	Row 12	RAM20	-	-	Row 4	RAM4	-	-	Row 4	RAM20	
COM52	Row 11	RAM11	Row 19	RAM19	Row 11	RAM19	-	-	Row 3	RAM3	-	-	Row 3	RAM19	
COM53	Row 10	RAM10	Row 18	RAM18	Row 10	RAM18	-	-	Row 2	RAM2	-	-	Row 2	RAM18	
COM54	Row 9	RAM9	Row 17	RAM17	Row 9	RAM17	-	-	Row 1	RAM1	-	-	Row 1	RAM17	
COM55 COM56	Row 8	RAM8	Row 16	RAM16	Row 8	RAM16	l -	-	Row 0	RAM0	-	-	Row 0	RAM16	
COM57	Row 7 Row 6	RAM7 RAM6	Row 15 Row 14	RAM15 RAM14	Row 7 Row 6	RAM15 RAM14	[	-	_	-	_	-		-	
COM58	Row 5	RAM5	Row 14	RAM13	Row 5	RAM13	_	-	_	-	_	-	_	-	
COM59	Row 4	RAM4	Row 12	RAM12	Row 4	RAM12	-	-	-	-	-	-	-	-	
COM60	Row 3	RAM3	Row 11	RAM11	Row 3	RAM11	-	-	-	-	-	-	-	-	
COM61	Row 2	RAM2	Row 10	RAM10	Row 2	RAM10	-	-	-	-	-	-	-	-	
COM62	Row 1	RAM1	Row 9	RAM9	Row 1	RAM9	-	-	-	-	-	-	-	-	
COM63	Row 0	RAM0	Row 8	RAM8	Row 0	RAM8	<u> </u>	-					-	-	4
Display	(	(a)	(1	b)	(	c)	(	d)	(6	e)	(1	f)	(	g)	
examp les				•	<u> </u>		<u> </u>								1
			11616			_						יטו טוווטאר	,	ı	



 Solomon Systech
 Mar 2011
 P 46/67
 Rev 2.1
 SSD1305

## 10.1.23 Set Display Clock Divide Ratio/ Oscillator Frequency (D5h)

This command consists of two functions:

- Display Clock Divide Ratio (D)(A[3:0])
  Set the divide ratio to generate DCLK (Display Clock) from CLK. The divide ratio is from 1 to 16, with reset value = 1. Please refer to section 8.3 for the details relationship of DCLK and CLK.
- Oscillator Frequency (A[7:4])
   Program the oscillator frequency Fosc that is the source of CLK if CLS pin is pulled high. The 4-bit value results in 16 different frequency settings available as shown below. The default setting is 0111b.

Oscillator Frequency vs D5h command setting

| Solution | Column |

Figure 10-8: Typical Oscillator frequency adjustment by D5 command ( $V_{DD} = 2.8V$ )

#### Note

(1) There is 10% tolerance in the above frequency values

# 10.1.24 Set Area Color Mode ON/OFF & Low Power Display Mode (D8h)

This command is used to enable area color mode. RESET is monochrome mode. The low power display mode can reduce power consumption during IC operation.

# 10.1.25 Set Pre-charge Period (D9h)


This command is used to set the duration of the pre-charge period. The interval is counted in number of DCLK, where RESET equals 2 DCLKs.

**SSD1305** | Rev 2.1 | P 47/67 | Mar 2011 | **Solomon Systech** 


## 10.1.26 Set COM Pins Hardware Configuration (DAh)


This command sets the COM signals pin configuration to match the OLED panel hardware layout. The table below shows the COM pin configuration under different conditions (for MUX ratio =64):

**Table 10-3: COM Pins Hardware Configuration** 



Solomon Systech Mar 2011 | P 48/67 | Rev 2.1 | SSD1305





# 10.1.27 Set V<sub>COMH</sub> Deselect Level (DBh)

This command adjusts the V<sub>COMH</sub> regulator output.

# 10.1.28 Enter Read Modify Write (E0h)

This single byte command is used to enter the Read Modify Write mode.

During the Read Modify Write mode:

The RAM address pointer will not be incremented when there is data read.

The RAM address pointer will be increased by one automatically after each data write.

After exit the Read Modify Write Mode by command EEh, the RAM address pointer returns back to the original location before enter the Read Modify Write mode.

For instance, when reading the data from the RAM and re-writing a new data to the same location, there is no need to re-enter the column and page addresses again under this mode.

Solomon Systech Mar 2011 P 50/67 Rev 2.1 SSD1305

Table 10-4: Example of Read Modify Write Mode

Condition	RAM & address pointer (under Horizontal addressing mode)
Originally, Address Pointer point to address A	
Enter Read Modify Write Mode by command E0h	
Data read : address pointer does not change	
Data Write: address pointer increases by one automatically after each data write	
Data Write: address pointer increases by one automatically after each data write	
Data read : address pointer does not change	
Data Write: address pointer increases by one automatically after each data write	
Exit Read Modify Write Mode by command EEh	
Address Pointer point to address A after exit Read Modify Write Mode	

# 10.1.29 NOP (E3h)

No Operation Command

# 10.1.30 Exit Read Modify Write (EEh)

This single byte command is used to exit the Read Modify Write mode (Please refer to Section 10.1.28. for details of the Read Modify Write Mode).

# 10.1.31 Status register Read

This command is issued by setting D/C# ON LOW during a data read (See Figure 13-1 to Figure 13-3 for parallel interface waveform). It allows the MCU to monitor the internal status of the chip. No status read is provided for serial mode.

**SSD1305** | Rev 2.1 | P 51/67 | Mar 2011 | **Solomon Systech** 

# 10.2 Graphic Acceleration Command

### 10.2.1 Horizontal Scroll Setup (26h/27h)

This command consists of 5 consecutive bytes to set up the horizontal scroll parameters and determines the scrolling start page, end page and scrolling speed.

Before issuing this command the horizontal scroll must be deactivated (2Eh). Otherwise, RAM content may be corrupted.

The SSD1305 horizontal scroll is designed for 132 columns scrolling. The following three figures (Figure 10-9, Figure 10-10, Figure 10-11) show the examples of using the horizontal scroll:


Figure 10-9: Horizontal scroll example: Scroll RIGHT by 4 columns

Original Setting	0DES	SEG1	SEG2	SEG3	SEG4	SEGS	::	 	SEG126	SEG127	SEG128	SEG129	SEG130	SEG131
After one scroll step	SEG128	SEG129	SEG130	SEG131	SEG0	SEG1	:	 :	SEG122	SEG123	SEG124	SEG125	SEG126	SEG127

Figure 10-10: Horizontal scroll example: Scroll LEFT by 2 columns

Original Setting	SEG0	SEG1	SEG2	SEG3	SEG4	SEG5	÷	:	÷	SEG126	SEG127	SEG128	SEG129	SEG130	SEG131
After one scroll step	SEG2	SEG3	SEG4	SEG5	SEG6	SEG7	:	÷	:	SEG128	SEG129	SEG130	SEG131	SEG0	SEG1

Figure 10-11: Horizontal scrolling setup example



**Solomon Systech** Mar 2011 | P 52/67 | Rev 2.1 | **SSD1305** 

## 10.2.2 Continuous Vertical and Horizontal Scroll Setup (29h/2Ah)

This command consists of 6 consecutive bytes to set up the continuous vertical and horizontal scroll parameters and determines the scrolling start page, end page, scrolling speed and vertical scrolling offset.

The bytes A[2:0], B[2:0], C[2:0] and D[2:0] of command 29h/2Ah are for the setting of the continuous horizontal scrolling. The byte E[5:0] is for the setting of the continuous vertical scrolling offset. All these bytes together are for the setting of continuous diagonal (horizontal + vertical) scrolling. If the vertical scrolling offset byte E[5:0] is set to zero, then only horizontal scrolling is performed (like command 26/27h). Alternatively, if the byte A[2:0] is set to zero and E[5:0] is not set to zero, then only vertical scrolling is performed.

Before issuing this command the scroll must be deactivated (2Eh). Otherwise, RAM content may be corrupted. The following two figures (Figure 10-12, Figure 10-13) show the examples of using the continuous vertical and horizontal scroll:

Example 1 : Full screen diagonal Display snap shot after scrolling start Display before scrolling start scrolling (horizontal right side scrolling with 1 column shift plus Start page address/ vertical scrolling with 1 row up) in No. of rows in top fixed every 6 frames. area =0 (POR) Sample code 29h // Vertical and right horizontal scroll No. of rows in scroll Olh // Horizontal scroll by 1 column OOh // Define PAGEO as start page address OOh // Set time interval between each area =64 (POR) SOLOMON scroll step as 6 frames 07h // Define PAGE7 as end page address SYSTECH End page address Olh #Set vertical scrolling offset as 1 row 2Fh // Activate scrolling Display before scrolling start Display snap shot after scrolling start Example 2: Partial screen horizontal right side scrolling with 1 column No. of rows in top fixed shift plus partial screen vertical area =0 (POR) scrolling with 1 row up in every 6 frames. No. of rows in scroll Sample code area =40 (POR) A3h // Set Vertical Scroll Area 00h // Set 0 row in top fixed area Start page address SOLOMON 28h // Set 40 rows in scroll area 29h // Vertical and right horizontal scroll SYSTECH 01h // Horizontal scrollby 1 column 05h // Define PAGES as start page address 00h // Set time interval between each End page address scroll step as 6 frames 07h // Define PAGE7 as end page address 01h #Set vertical scrolling offset as 1 now 2Fh // Activate scrolling

Figure 10-12: Continuous Vertical and Horizontal scrolling setup examples

**SSD1305** | Rev 2.1 | P 53/67 | Mar 2011 | **Solomon Systech** 

Figure 10-13: Continuous Vertical and Horizontal scrolling example: With setting in MUX ratio

Display before scrolling start RAM Content 40 MUX SYSTECH Example 1:40MUX diagonal Display snap shot after scrolling start scrolling (horizontal right side scrolling with 1 column shift plus Start page address, vertical scrolling with 1 row up) in every 6 frames. Sample code 40 MUX A8h // Set Multiples ratio SOLOMON 27h // 40 MUX End page addres 29h // V ertical and right horizontal scroll 01h // Horizontal scroll by 1 column 00h // Define PAGEO as start page address 00h // Set time interval between each scroll step as 6 frames 05h // Define PAGE5 as end page address 01h // Set vertical scrolling offset as 1 row 2Fh // Activate scrolling

As shown in Figure 10-13, the whole RAM content is displayed during scrolling regardless of the MUX ratio.

### 10.2.3 Deactivate Scroll (2Eh)

This command stops the motion of scrolling. After sending 2Eh command to deactivate the scrolling action, the ram data needs to be rewritten.

### 10.2.4 Activate Scroll (2Fh)

This command starts the motion of scrolling and should only be issued after the scroll setup parameters have been defined by the scrolling setup commands :26h/27h/29h/2Ah. The setting in the last scrolling setup command overwrites the setting in the previous scrolling setup commands.

The following actions are prohibited after the scrolling is activated


- 1. RAM access (Data write or read)
- 2. Changing the horizontal scroll setup parameters

Solomon Systech Mar 2011 P 54/67 Rev 2.1 SSD1305

## 10.2.5 Set Vertical Scroll Area(A3h)

This command consists of 3 consecutive bytes to set up the vertical scroll area. For the continuous vertical scroll function (command 29/2Ah), the number of rows that in vertical scrolling can be set smaller or equal to the MUX ratio. Figure 10-14 shows some vertical scrolling example with different settings in vertical scroll area.

Figure 10-14: Vertical scroll area setup examples



**SSD1305** | Rev 2.1 | P 55/67 | Mar 2011 | **Solomon Systech** 

# 11 MAXIMUM RATINGS

Table 11-1 : Maximum Ratings (Voltage Referenced to  $V_{SS}\!)$ 

Symbol	Parameter	Value	Unit
$V_{ m DD}$		-0.3 to +4	V
$V_{\mathrm{DDIO}}$	Supply Voltage	$-0.3$ to $V_{DD} + 0.5$	V
$V_{CC}$		0 to 16	V
$V_{SEG}$	SEG output voltage	0 to V <sub>CC</sub>	V
$V_{COM}$	COM output voltage	0 to 0.9*V <sub>CC</sub>	V
V <sub>in</sub>	Input voltage	$V_{SS}$ -0.3 to $V_{DD}$ +0.3	V
$T_{\mathbf{A}}$	Operating Temperature	-40 to +85	°C
$T_{stg}$	Storage Temperature Range	-65 to +150	°C

Maximum ratings are those values beyond which damages to the device may occur. Functional operation should be restricted to the limits in the Electrical Characteristics tables or Pin Description section

This device may be light sensitive. Caution should be taken to avoid exposure of this device to any light source during normal operation. This device is not radiation protected.

 Solomon Systech
 Mar 2011
 P 56/67
 Rev 2.1
 SSD1305

# 12 DC CHARACTERISTICS

# **Condition (Unless otherwise specified):**

Voltage referenced to  $V_{SS}$   $V_{DD} = 2.4$  to 3.5V $T_A = 25$ °C

# **Table 12-1: DC Characteristics**

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
$V_{CC}$	Operating Voltage	-	7	-	15	V
$ m V_{DD}$	Logic Supply Voltage	-	2.4	-	3.5	V
$V_{\mathrm{DDIO}}$	Logic Supply Voltage for MCU interface	-	1.6	-	$V_{ m DD}$	V
$V_{OH}$	High Logic Output Level	$I_{OUT} = 100uA, 3.3MHz$	$0.9 \times V_{DDIO}$	-	-	V
$V_{OL}$	Low Logic Output Level	$I_{OUT} = 100uA, 3.3MHz$	-	-	$0.1 \times V_{DDIO}$	V
$V_{IH}$	High Logic Input Level	-	$0.8 \times V_{DDIO}$	-	-	V
$V_{\rm IL}$	Low Logic Input Level	-	-	-	$0.2 \times V_{DDIO}$	V
I <sub>CC, SLEEP</sub>	I <sub>CC</sub> Sleep mode Current	$V_{DDIO}$ = 1.6V~3.3V, $V_{DD}$ = 2.4V ~3.5V, $V_{CC}$ = 7V~15V Display OFF, No panel attached	-	-	10	uA
$I_{DD, \; SLEEP}$	I <sub>DD</sub> Sleep mode Current	$V_{\rm DDIO}$ = 1.6V~3.3V, $V_{\rm DD}$ = 2.4V ~3.5V, $V_{\rm CC}$ = 7V~15V Display OFF, No panel attached	-	-	10	uA
I <sub>DDIO, SLEEP</sub>	I <sub>DDIO</sub> Sleep mode Current	$V_{\rm DDIO}$ = 1.6V~3.3V, $V_{\rm DD}$ = 2.4V ~3.5V, $V_{\rm CC}$ = 7V~15V Display OFF, No panel attached	-	-	10	uA
$ m I_{CC}$	$V_{CC}$ Supply Current $V_{DD} = 2.7V$ , $V_{CC} = 12V$ , $I_{REF} = 10uA$ No loading, Display ON, All ON	Contrast = FFh	-	550	1000	uA
$ m I_{DD}$	$V_{DD}$ Supply Current $V_{DD}$ = 2.7V, $V_{CC}$ = 12V, $I_{REF}$ = 10uA No loading, Display ON, All ON		-	100	300	uA
		Contrast=FFh	294	320	346	
	Segment Output Current	Contrast=AFh	-	220	-	1
$I_{SEG}$	V -2.7V V -12V	Contrast=7Fh	-	159	-	uA
	V <sub>DD</sub> =2.7V, V <sub>CC</sub> =12V, I <sub>REF</sub> =10uA, Display ON.	Contrast=3Fh	-	79	-	1
	KLI	Contrast=0Fh	-	19	-	
Dev	Segment output current uniformity	$\begin{aligned} & \text{Dev} = (I_{\text{SEG}} - I_{\text{MID}})/I_{\text{MID}} \\ & I_{\text{MID}} = (I_{\text{MAX}} + I_{\text{MIN}})/2 \\ & I_{\text{SEG}}[0:131] = \text{Segment current at} \\ & \text{contrast} = \text{FFh} \end{aligned}$	-3	-	+3	%
Adj. Dev	Adjacent pin output current uniformity (contrast = FF)		-2	-	+2	%

 SSD1305
 Rev 2.1
 P 57/67
 Mar 2011
 Solomon Systech

# 13 AC CHARACTERISTICS

### **Conditions:**

 $\begin{aligned} & Voltage \ referenced \ to \ V_{SS} \\ & V_{DD} = 2.4 \ to 3.5 V \\ & T_A = 25 ^{\circ} C \end{aligned}$ 

Table 13-1: AC Characteristics

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
Fosc (1)	Oscillation Frequency of Display	$V_{DD} = 2.8V$	324	360	396	kHz
	Timing Generator					
FFRM	Frame Frequency for 64 MUX	132x64 Graphic Display Mode, Display	-	F <sub>OSC</sub> x 1/(DxKx64)	-	Hz
	Mode	ON, Internal Oscillator Enabled		(2)		
RES#	Reset low pulse width		3	-	-	us

### Note

 Solomon Systech
 Mar 2011
 P 58/67
 Rev 2.1
 SSD1305

 $<sup>^{(1)}</sup>$ Fosc stands for the frequency value of the internal oscillator and the value is measured when command D5h A[7:4] is in default value.


 <sup>(2)</sup> D: divide ratio (default value = 1)
 K: number of display clocks (default value = 54)
 Please refer to Table 9-1 (Set Display Clock Divide Ratio/Oscillator Frequency, D5h) for detailed description

Table 13-2: 6800-Series MCU Parallel Interface Timing Characteristics

 $(V_{DD} - V_{SS} = 2.4 \text{V to } 3.5 \text{V}, V_{DDIO} = V_{DD}, T_A = 25 ^{\circ}\text{C})$ 

Symbol	Parameter Parameter	Min	Тур	Max	Unit
$t_{\rm cycle}$	Clock Cycle Time	300	-	-	ns
t <sub>AS</sub>	Address Setup Time	0	-	-	ns
t <sub>AH</sub>	Address Hold Time	0	-	-	ns
$t_{DSW}$	Write Data Setup Time	40	-	-	ns
$t_{\rm DHW}$	Write Data Hold Time	7	-	-	ns
$t_{\rm DHR}$	Read Data Hold Time	20	-	-	ns
t <sub>OH</sub>	Output Disable Time	-	-	70	ns
t <sub>ACC</sub>	Access Time	-	-	140	ns
$PW_{CSL}$	Chip Select Low Pulse Width (read) Chip Select Low Pulse Width (write)	120 60	-	-	ns
$PW_{CSH}$	Chip Select High Pulse Width (read) Chip Select High Pulse Width (write)	60 60	-	-	ns
$t_R$	Rise Time	-	-	40	ns
$t_{\rm F}$	Fall Time	-	-	40	ns

Figure 13-1: 6800-series MCU parallel interface characteristics



**SSD1305** Rev 2.1 P 59/67 Mar 2011 **Solomon Systech** 

**Table 13-3: 8080-Series MCU Parallel Interface Timing Characteristics** 

 $(V_{DD} - V_{SS} = 2.4 \text{V to } 3.5 \text{V}, V_{DDIO} = V_{DD}, T_A = 25 \text{°C})$ 

Symbol	Parameter	Min	Тур	Max	Unit
t <sub>cycle</sub>	Clock Cycle Time	300	-	-	ns
t <sub>AS</sub>	Address Setup Time	10	-	ı	ns
$t_{AH}$	Address Hold Time	0	-	i	ns
$t_{ m DSW}$	Write Data Setup Time	40	-	ı	ns
$t_{\mathrm{DHW}}$	Write Data Hold Time	7	-	ı	ns
$t_{\mathrm{DHR}}$	Read Data Hold Time	20	-	-	ns
$t_{OH}$	Output Disable Time	-	-	70	ns
t <sub>ACC</sub>	Access Time	-	-	140	ns
$t_{PWLR}$	Read Low Time	120	-	-	ns
$t_{\mathrm{PWLW}}$	Write Low Time	60	-	i	ns
$t_{PWHR}$	Read High Time	60	-	ı	ns
$t_{PWHW}$	Write High Time	60	-	-	ns
$t_R$	Rise Time	-	-	40	ns
$t_{\rm F}$	Fall Time	-	-	40	ns
t <sub>CS</sub>	Chip select setup time	0	-	-	ns
$t_{CSH}$	Chip select hold time to read signal	0	-	-	ns
t <sub>CSF</sub>	Chip select hold time	20	-	-	ns

Figure 13-2: 8080-series parallel interface characteristics (Form 1)





Figure 13-3: 8080-series parallel interface characteristics (Form 2)




 Solomon Systech
 Mar 2011
 P 60/67
 Rev 2.1
 SSD1305


**Table 13-4: Serial Interface Timing Characteristics** 

 $(V_{DD} - V_{SS} = 2.4 \text{V to } 3.5 \text{V}, V_{DDIO} = V_{DD}, T_A = 25 ^{\circ}\text{C})$ 

Symbol	Parameter	Min	Тур	Max	Unit
t <sub>cycle</sub>	Clock Cycle Time	250	-	-	ns
$t_{AS}$	Address Setup Time	150	-	-	ns
$t_{AH}$	Address Hold Time	150	-	-	ns
$t_{CSS}$	Chip Select Setup Time	120	-	-	ns
$t_{CSH}$	Chip Select Hold Time	60	-	-	ns
$t_{ m DSW}$	Write Data Setup Time	50	-	-	ns
$t_{ m DHW}$	Write Data Hold Time	15	-	-	ns
$t_{ m CLKL}$	Clock Low Time	100	-	-	ns
$t_{\rm CLKH}$	Clock High Time	100	-	-	ns
$t_{R}$	Rise Time	-	-	40	ns
$t_{\mathrm{F}}$	Fall Time	-	-	40	ns

Figure 13-4: Serial interface characteristics





**SSD1305** Rev 2.1 P 61/67 Mar 2011 **Solomon Systech** 


# **Conditions:**

 $V_{DD}$  -  $V_{SS}$  = 2.4 to 3.5V  $V_{DDIO}$  =  $V_{DD}$  $T_A$  = 25°C

**Table 13-5: I<sup>2</sup>C Interface Timing Characteristics** 

Symbol	Parameter	Min	Тур	Max	Unit
$t_{\rm cycle}$	Clock Cycle Time	2.5	-	-	us
t <sub>HSTART</sub>	Start condition Hold Time	0.6	-	-	us
$t_{ m HD}$	Data Hold Time (for "SDA <sub>OUT</sub> " pin)	0	-	-	ns
	Data Hold Time (for "SDA <sub>IN</sub> " pin)	300	-	-	ns
$t_{\mathrm{SD}}$	Data Setup Time	100	-	-	ns
t <sub>SSTART</sub>	Start condition Setup Time (Only relevant for a repeated Start condition)	0.6	-	-	us
$t_{SSTOP}$	Stop condition Setup Time	0.6	-	-	us
t <sub>R</sub>	Rise Time for data and clock pin	-	-	300	ns
$t_{\rm F}$	Fall Time for data and clock pin	-	-	300	ns
$t_{ m IDLE}$	Idle Time before a new transmission can start	1.3	-	-	us


Figure 13-5 :  $I^2C$  interface Timing characteristics



 Solomon Systech
 Mar 2011
 P 62/67
 Rev 2.1
 SSD1305

## 14 APPLICATION EXAMPLE


Figure 14-1: Application Example of SSD1305Z




# 15 PACKAGE INFORMATION

# 15.1 SSD1305Z Die Tray Information

Figure 15-1 SSD1305Z die tray information






Solomon Systech Mar 2011 P 64/67 Rev 2.1 SSD1305

### 15.2 SSD1305T7R1 Detail Dimension

Figure 15-2 SSD1305T7R1 Detail Dimension







1. GENERAL TOLERANCE: ±0.05MM

2. MATERIAL
PI: 75±6um
Adhesive: 12±2um
CU: 18±5um
SR: 26±14um
TOLERANCE±200um
FC: Min 10um

3. SN PLATING: 0.200±0.05um 4. TAPESITE: 4 SPH,19mm COPPER POLYIMIDE

UN-WINDING
DIRECTION

DIE

COPPER

POLYIMIDE


MAX 1.5

MIRROR DESIGN

**SSD1305** | Rev 2.1 | P 65/67 | Mar 2011 | **Solomon Systech** 

# 15.3 SSD1305Z3 Die Tray Information

Figure 15-3 SSD1305Z3 die tray information



Solomon Systech Mar 2011 | P 66/67 | Rev 2.1 | SSD1305

Solomon Systech reserves the right to make changes without notice to any products herein. Solomon Systech makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Solomon Systech assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any, and all, liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typical" must be validated for each customer application by the customer's technical experts. Solomon Systech does not convey any license under its patent rights nor the rights of others. Solomon Systech products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Solomon Systech product could create a situation where personal injury or death may occur. Should Buyer purchase or use Solomon Systech products for any such unintended or unauthorized application, Buyer shall indemnify and hold Solomon Systech and its offices, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Solomon Systech was negligent regarding the design or manufacture of the part.

The product(s) listed in this datasheet comply with Directive 2002/95/EC of the European Parliament and of the council of 27 January 2004 on the restriction of the use of certain hazardous substances in electrical and electronic equipment and People's Republic of China Electronic Industry Standard SJ/T 11363-2006 "Requirements for concentration limits for certain hazardous substances in electronic information products (电子信息产品中有毒有害物质的限量要求)". Hazardous Substances test report is available upon request.

http://www.solomon-systech.com

**SSD1305** | Rev 2.1 | P 67/67 | Mar 2011 | **Solomon Systech**