國立清華大學 電機工程系 112 學年度第一學期

SOC Design Laboratory

Lab#1

學校系所:清大電子所

學號:110063553

中文姓名:張傑閔

英文姓名:JIE-MIN, JHANG

Brief introduction about the overall system

First, put the written c code into vitis_hls, perform simulation, synthesis, and co-simulation, and then export the rtl as IP.


Secondly, go to vivado to introduce the IP and then perform block design. After completion, then use HDL wrapper and finally generate bitstream and feed the bitstream to the FPGA for execution.

What is observed & learned

I have never learned HLS. This is my first time. I learned that the hardware development process using HLS is to use C language to convert RTL code and send it to FPGA for verification. The purpose is to speed up the hardware development process because traditional ASIC flow needs to go

through multiple verifications, and tape out after the final confirmation that there is no problem.

After I executed generate bitstream in vivado, and opened implemented design and observed the following picture. I search the information online and learned that it is a picture of the system automatically configuring (place & route) logic gates on the FPGA.



Screen dump

- Performance
 - 1. Synthesis Summary Report



2. Synthesis Detail Report

- Utilization
 - 1. Synthesis Detail Report


* Summary: +	++								
Name	BRAM_18K	DSP	FF	LUT	URAM				
DSP	į - į		- <u>i</u>	- į					
Expression FIFO	- -		- -	- -					
Instance	0	3	309	282					
Memory Multiplexer	- -		- -	- 25					
Register	j - j		100	-j					
Total	0	3	409	307	 0 +				
Available	280	220	106400	53200					
Utilization (%)	. 0	1	~0	~0					
control_s_axi mul_32s_32s_3 + Total	_U 2_2_1_U1 		l_s_axi s_32s_32_ 	_2_1 +		0 0 0 3 -++ 0 3	144 165 309	50 +	0 0 + 0
* DSP: N/A									
* Memory: N/A									
151				S/7.Y		3			

Thum

Interface

1. Synthesis Summary Report

2. Synthesis Detail Report



Co-simulation transcript

```
37 4 * 1 = 4
38 4 * 2 = 8
39 4 * 3 = 12
40 4 * 4 = 16
40 4 * 4 = 16
41 4 * 5 = 20
42 4 * 6 = 24
43 4 * 7 = 28
44 4 * 8 = 32
45 4 * 9 = 36
-----
56 -----
75 7 * 9 = 63
76 -----
77 8 * 1 = 8
                      MINNERTHANDER
78 8 * 2 = 16
79 8 * 3 = 24
80 8 * 4 = 32
80 8 * 4 = 32
81 8 * 5 = 40
82 8 * 6 = 48
83 8 * 7 = 56
84 8 * 8 = 64
85 8 * 9 = 72
95 9 * 9 = 81
96 -----
97 >> Test passed!
98 -----
99 INFO: [SIM 1] CSim done with 0 errors.
```

Co-simulation waveform



Jupyter Notebook execution results

```
In [1]:
        # coding: utf-8
         # In[ ]:
         from __future__ import print_function
         import sys, os
         sys.path.append('/home/xilinx')
         os.environ['XILINX_XRT'] = '/usr'
         from pynq import Overlay
         if __name__ == "__main__":
    print("Entry:", sys.argv[0])
             print("System argument(s):", len(sys.argv))
             print("Start of \"" + sys.argv[0] + "\"")
             ol = Overlay("/home/xilinx/jupyter_notebooks/Multip2Num.bit")
             regIP = ol.multip_2num_0
             for i in range(9):
                print("======"")
                 for j in range(9):
                    regIP.write(0x10, i + 1)
                     regIP.write(0x18, j + 1)
                     Res = regIP.read(0x20)
                    print(str(i + 1) + " * " + str(j + 1) + " = " + str(Res))
             print("======"")
             print("Exit process")
```

Entry: /usr/local/share/pynq-venv/lib/python3.8/site-packages/ipykernel_launcher.py
System argument(s): 3
Start of "/usr/local/share/pynq-venv/lib/python3.8/site-packages/ipykernel_launcher.

Start of "/usr/local/share/pynq-venv/lib/python3.8/site-packages/ipykernel_launcher.py"

```
1 * 1 = 1
1 * 2 = 2
1 * 3 = 3
1 * 4 = 4
  * 5 = 5
  * 6 = 6
1 * 7 = 7
1 * 8 = 8
1 * 9 = 9
_____
2 * 1 = 2
  * 2 = 4
  * 3 = 6
  * 4 = 8
  * 5 = 10
  * 6 = 12
 * 7 = 14
 * 8 = 16
2 * 9 = 18
* 1 = 3
3 * 2 = 6
3 * 3 = 9
3 * 3 = 9
3 * 4 = 12
3 * 5 = 15
3 * 6 = 18
```



```
3 * 7 = 21
3 * 8 = 24
3 * 9 = 27
_____
4 * 1 = 4
4 * 2 = 8
4 * 3 = 12
4 * 4 = 16
4 * 5 = 20
4 * 6 = 24
4 * 7 = 28
4 * 8 = 32
4 * 9 = 36
_____
5 * 1 = 5
5 * 2 = 10
5 * 3 = 15
5 * 4 = 20
5 * 5 = 25
5 * 6 = 30
5 * 7 = 35
5 * 8 = 40
5 * 9 = 45
_____
6 * 1 = 6
6 * 2 = 12
6 * 3 = 18
6 * 4 = 24
6 * 5 = 30
6 * 6 = 36
6 * 7 = 42
6 * 8 = 48
6 * 9 = 54
_____
7 * 1 = 7
7 * 2 = 14
7 * 3 = 21
7 * 4 = 28
7 * 5 = 35
7 * 6 = 42
7 * 7 = 49
7 * 8 = 56
             T YMMI ...VY T
7 * 9 = 63
_____
8 * 1 = 8
8 * 2 = 16
8 * 3 = 24
8 * 4 = 32
8 * 5 = 40
8 * 6 = 48
8 * 7 = 56
8 * 8 = 64
8 * 9 = 72
9 * 1 = 9
9 * 2 = 18
9 * 3 = 27
9 * 4 = 36
9 * 5 = 45
9 * 6 = 54
9 * 7 = 63
9 * 8 = 72
9 * 9 = 81
_____
```

Exit process