# 國立清華大學 電機工程系 112 學年度第一學期

SOC Design Laboratory

Lab#2

學校系所:清大電子所

學號:110063553

中文姓名:張傑閔

英文姓名:JIE-MIN, JHANG

Brief introduction about the overall system

#### ☆ AXI-Master Interface

First, put the C code of FIRN11MAXI into Vitis\_hls, set directives and perform simulation, synthesis, cosimulation. After confirming that there is no problem, and then export RTL as IP.

Next, open Vivado, start a new project, and introduce Zynq7 processor, then introduce the IP completed through Vitis\_hls, and then run block automation.

Because AXI-Lite and AXI-Master use different ports in the processor system block, open the HP port of the processor system block, and then run connection automation. After completion, use HDL wrapper and finally generate bitstream and feed the bitstream to the FPGA for execution to verify the correctness of circuit execution.

#### ☆ Stream Interface


First, put the C code of FIRN11Stream into Vitis hls, the pragma(inline) is set, so there is no need to set directives. Perform simulation, synthesis, co-simulation. After confirming that there is no problem, and then export RTL as IP. Next, open Vivado, start a new project, and introduce Zyng7 processor, then introduce the IP completed through Vitis hls, and then run block automation. Because AXI-Lite and AXI-Stream use different ports in the processor system block, open the HP port of the processor system block, because AXI master to stream is implemented using Xilinx DMA IP, it's needs to be introduced. Then this LAB requires two DMAs, a single Read to do DMA in, and a single write to do DMA out. Then press connection automation, and then manually connect the wire to DMA in and DMA out, use HDL wrapper and finally generate

bitstream and feed the bitstream to the FPGA for execution to verify the correctness of circuit execution.


#### • What is observed & learned?

From this lab, I learned how to use different AXI interfaces and set directives, and how to solve problems when encountering problems during the lab. I have a deep understanding of the entire design process from developing IP with HLS and using Vivado for block design and setting the processor system port and then generating bitstream, etc., I believe it will be better if enhance my knowledge of communication protocols!


#### ☆ AXI-Master




## Project summary (AXI-Master)



## ☆ AXI-Stream



## Project summary (AXI-Stream)




From the above AXI-Master and AXI-Stream interface diagram, the total power of AXI-Master is higher than that of AXI-Stream.

The utilization part, AXI-Stream uses LUT higher than AXI-Master.

# Screen dump

- ☆ AXI-Master Interface
  - Performance
    - 1. Synthesis Summary Report





# • Utilization


Summary:										
Name	BRAM_18K	DSP	FF	LUT	URAM					
OSP	-		- [	-	- !					
Expression FIFO	-    -	-	0  -	40	-					
Instance		33	3806	2838						
lemory	- !			-!						
Multiplexer Register	<del>-</del>	- I	-  650	175	-					
	 		+							
Total	0	33	4456	3053	0					
Available	280	220	106400	53200	0					
utilization (%)	++   0	+ 15	4	  5	 0					
	·									
Detail:										
* Instance:										
	Instan	ce		<del>-</del>		Module	+   BRAM_18K	DSP	FF	LUT
control s axi				  co	ntrol s	xi	0	<del>-</del>   0	294	436
grp_fir_n11_m		e_XFER	_LOOP_fu_	242  fi	r_n11_n	i_Pipeline_XFER_LOOP	j øj	33	2794	1084
gmem m axi U				gm	em_m_ax		0	0	718	1318
IBc.ii_iii_dxi_0				<del> </del>			0	33 l	  3806	2838
+  Total										

FIFO:									
I/A									
Expression:									
Variable Name	Ope	ration	DSP	FF	LUT	Bitwidth	P0	Bitwidth	P1
add_ln16_fu_289_p2		+	0	0	40		33		2
Total	-+ 		0	01	40		33		2
Multiplexer:	-+		· - · · · · · · · · · · · · · · · · · ·		<del>i</del>		+		
	+ +   LUT	 Input	+	+	+	+ tal Bits	+		
Multiplexer:	 -++   LUT   +   65		+	Bit	+	+			
Multiplexer: Name an32Coef_address0 ap_NS_fsm	+ <del>+</del>   65    65		+ Size  + 12  15	Bits	+ -+ s  To -+ 4	+ tal Bits  + 48  15			
Multiplexer:  Name an32Coef_address0 ap_NS_fsm gmem_ARVALID	+ <del> </del>   65    65    9		Size Size 12 15 2	Bit	+ -+ s  To -+ 4  1	+ tal Bits  + 48  15	+		
Multiplexer:  Name  an32Coef_address0  ap_NS_fsm  gmem_ARVALID  gmem_AWVALID	<del> </del>   65    65    9		+ Size  + 12  15  2	Bits	+ s  To -+ 4  1  1	+ tal Bits  + 48  15  2			
Multiplexer:  Name  an32Coef_address0 ap_NS_fsm gmem_ARVALID gmem_BREADY	+ <del> </del>   65    65    9    9		+ Size  + 12  15  2  2	Bits	+ s  To -+ 4  1  1  1	+ tal Bits  + 48  15  2  2			
Multiplexer:  Name  an32Coef_address0  ap_NS_fsm  gmem_ARVALID  gmem_AWVALID	<del> </del>   65    65    9		+ Size  + 12  15  2	Bits	+ s  To -+ 4  1  1	+ tal Bits  + 48  15  2			

	15	H	<	
* Register:				
	++	+	+	
Name Name	FF	LUT	Bits	Const Bits
	++   33	+ اه	+	+
an32Coef_load_10_reg_446	32	0	32	0  0
an32Coef_load_1_reg_340  an32Coef load 2 reg 350	32    32	0	32  32	0  0
an32Coef_load_3_reg_360	32    32	0  0	32	0  
an32coef load 4 reg 370	32	0	32	0 l
an32coef_load_5_reg_380	32	0	32	ø  ø
an32Coef_load_6_reg_390	32	0	32	0
an32Coef_load_7_reg_400	32	0	32	øl
an32Coef_load_8_reg_410	32	0	32	0
an32Coef_load_9_reg_420	32	0	32	0
an32Coef load reg 330	32	0	32	ø  ø
ap_CS_fsm	14	0	14	0
grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242_ap_start_reg	1 1	0	1	0
	31	0	31	0
pn32HPInput_read_reg_435	64	0	64	٥l
pn32HPOutput_read_reg_430	64	0	64	ø
trunc ln18 1 reg 451	62	0	62	٥İ
trunc ln30 1 reg 456	62	0	62	0
+	+ <u>-</u>	<u>+</u>	+	+
Total	650	0	650 l	ø
	++	+	+	

## Interface

#### 1. Synthesis Summary Report



=======================================	======	======	========	=========	
== Interface					
=======================================	=====		========		
* Summary:					
+   RTL Ports	<del> </del>   Dir	+   Bits	+   Protocol		C Tuno
	+   DTL	BICS	Protoco1	Source Object	C Type
s_axi_control_AWVALID	in	1	s_axi	control	array
s_axi_control_AWREADY	out	1	s_axi	control	array
s_axi_control_AWADDR	in	7	s_axi	control	array
s_axi_control_WVALID	in	1	s_axi	control	array
s_axi_control_WREADY	out	1	s_axi	control	array
s_axi_control_WDATA	in	32	s_axi	control	array
s_axi_control_WSTRB	in	4	s_axi	control	array
s_axi_control_ARVALID	in	1	s_axi	control	array
s_axi_control_ARREADY	out	1	s_axi	control	array
s_axi_control_ARADDR	in	7	s_axi	control	array
s_axi_control_RVALID	out	1	s_axi	control	array
s_axi_control_RREADY	in	1	s_axi	control	array
s_axi_control_RDATA	out	32	s_axi	control	array
s_axi_control_RRESP	out	2	s_axi	control	array
s_axi_control_BVALID	out	1	s_axi	control	array
s_axi_control_BREADY	in	1	s_axi	control	array
s_axi_control_BRESP	out	2	s_axi	control	array
ap_clk	in	1	ap_ctrl_hs	fir_n11_maxi	return value
ap_rst_n	in	1	ap_ctrl_hs	fir_n11_maxi	return value
interrupt	out	1	ap_ctrl_hs	fir_n11_maxi	return value
m_axi_gmem_AWVALID	out	1	m_axi	gmem	pointer
m_axi_gmem_AWREADY	in	1	m_axi	gmem	pointer
m_axi_gmem_AWADDR	out	64	m_axi	gmem	pointer
m_axi_gmem_AWID	out	1	m_axi	gmem	pointer
m_axi_gmem_AWLEN	out	8	m_axi	gmem	pointer
m_axi_gmem_AWSIZE	out	3	m_axi	gmem	pointer
m_axi_gmem_AWBURST	out	2	m_axi	gmem	pointer
m_axi_gmem_AWLOCK	out	2	m_axi	gmem	pointer
m_axi_gmem_AWCACHE	out	4	m_axi	gmem	pointer
m_axi_gmem_AWPROT	out	3	m_axi	gmem	pointer
m_axi_gmem_AWQOS	out	4	m_axi	gmem	pointer
m_axi_gmem_AWREGION	out	4	m_axi	gmem	pointer

m_axi_gmem_AWUSER	out	1	m_axi	gmem	pointer
m_axi_gmem_WVALID	out	1	m_axi	gmem	pointer
m_axi_gmem_WREADY	in	1	m_axi	gmem	pointer
m_axi_gmem_WDATA	out	32	m_axi	gmem	pointer
<pre> m_axi_gmem_WSTRB</pre>	out	4	m_axi	gmem	pointer
m_axi_gmem_WLAST	out	1	m_axi	gmem	pointer
m_axi_gmem_WID	out	1	m_axi	gmem	pointer
m_axi_gmem_WUSER	out	1	m_axi	gmem	pointer
<pre> m_axi_gmem_ARVALID</pre>	out	1	m_axi	gmem	pointer
m_axi_gmem_ARREADY	in	1	m_axi	gmem	pointer
m_axi_gmem_ARADDR	out	64	m_axi	gmem	pointer
m_axi_gmem_ARID	out	1	m_axi	gmem	pointer
m_axi_gmem_ARLEN	out	8	m_axi	gmem	pointer
<pre> m_axi_gmem_ARSIZE</pre>	out	3	m_axi	gmem	pointer
<pre> m_axi_gmem_ARBURST</pre>	out	2	m_axi	gmem	pointer
m_axi_gmem_ARLOCK	out	2	m_axi	gmem	pointer
m_axi_gmem_ARCACHE	out	4	m_axi	gmem	pointer
<pre> m_axi_gmem_ARPROT</pre>	out	3	m_axi	gmem	pointer
m_axi_gmem_ARQOS	out	4	m_axi	gmem	pointer
<pre> m_axi_gmem_ARREGION</pre>	out	4	m_axi	gmem	pointer
m_axi_gmem_ARUSER	out	1	m_axi	gmem	pointer
<pre> m_axi_gmem_RVALID</pre>	in	1	m_axi	gmem	pointer
m_axi_gmem_RREADY	out	1	m_axi	gmem	pointer
m_axi_gmem_RDATA	in	32	m_axi	gmem	pointer
m_axi_gmem_RLAST	in	1	m_axi	gmem	pointer
m_axi_gmem_RID	in	1	m_axi	gmem	pointer
m_axi_gmem_RUSER	in	1	m_axi	gmem	pointer
<pre> m_axi_gmem_RRESP</pre>	in	2	m_axi	gmem	pointer
m_axi_gmem_BVALID	in	1	m_axi	gmem	pointer
m_axi_gmem_BREADY	out	1	m_axi	gmem	pointer
m_axi_gmem_BRESP	in	2	m_axi	gmem	pointer
m_axi_gmem_BID	in	1	m_axi	gmem	pointer
m_axi_gmem_BUSER	in	1	m_axi	gmem	pointer
+	++-	+	+	+	

# Co-simulation transcript

#### Co-simulation waveform



## Jupyter Notebook execution results

```
In [2]:
         # coding: utf-8
         # In[ ]:
         from __future__ import print_function
         import sys, os
         import numpy as np
         from time import time
         import matplotlib.pyplot as plt
         sys.path.append('/home/xilinx')
         os.environ['XILINX_XRT'] = '/usr'
         from pynq import Overlay
         from pynq import allocate
         if __name__ == "__main__":
    print("Entry:", sys.argv[0])
              print("System argument(s):", len(sys.argv))
             print("Start of \"" + sys.argv[0] + "\"")
             ol = Overlay("/home/xilinx/jupyter_notebooks/FIRN11MAXI.bit")
             ipFIRN11 = ol.fir_n11_maxi_0
             fiSamples = open("samples_triangular_wave.txt", "r+")
             numSamples = 0
              line = fiSamples.readline()
             while line:
                  numSamples = numSamples + 1
                  line = fiSamples.readline()
              inBuffer0 = allocate(shape=(numSamples,), dtype=np.int32)
              outBuffer0 = allocate(shape=(numSamples,), dtype=np.int32)
```


```
fiSamples.seek(0)
for i in range(numSamples):
   line = fiSamples.readline()
   inBuffer0[i] = int(line)
fiSamples.close()
numTaps = 11
n32Taps = [0, -10, -9, 23, 56, 63, 56, 23, -9, -10, 0]
#n32Taps = [1, 0, 0, 0, 0, 0, 0, 0, 0, 1]
n32DCGain = 0
timeKernelStart = time()
for i in range(numTaps):
   n32DCGain = n32DCGain + n32Taps[i]
   ipFIRN11.write(0x40 + i * 4, n32Taps[i])
if n32DCGain < 0:</pre>
   n32DCGain = 0 - n32DCGain
ipFIRN11.write(0x28, len(inBuffer0) * 4)
ipFIRN11.write(0x10, inBuffer0.device_address)
ipFIRN11.write(0x1C, outBuffer0.device_address)
ipFIRN11.write(0x00, 0x01)
while (ipFIRN11.read(0x00) & 0x4) == 0x0:
   continue
timeKernelEnd = time()
print("Kernel execution time: " + str(timeKernelEnd - timeKernelStart) + " s")
plt.title("FIR Response")
plt.xlabel("Sample Point")
```

```
plt.ylabel("Magnitude")
xSeq = range(len(inBuffer0))
if n32DCGain == 0:
    plt.plot(xSeq, inBuffer0, 'b.', xSeq, outBuffer0, 'r.')

else:
    plt.plot(xSeq, inBuffer0, 'b.', xSeq, outBuffer0 / n32DCGain, 'r.')
plt.grid(True)
plt.show() # In Jupyter, press Tab + Shift keys to show plot then redo run

print("========"""")
print("Exit process")
```

Entry: /usr/local/share/pynq-venv/lib/python3.8/site-packages/ipykernel\_launcher.py
System argument(s): 3
Start of "/usr/local/share/pynq-venv/lib/python3.8/site-packages/ipykernel\_launcher.
py"




Exit process

## ☆ Stream Interface


#### Performance

## 1. Synthesis Summary Report






## Utilization



M-W	40,732,422	24	NH.	~	H	1						
N/A												
* Expression:												
4 [	Variable	Name				+   Ope	ration	+   DSP   +	+ FF	+ LUT  +	Bitwidth P0	+ P1  +
ret_V_fu_171_p2  grp_fir_n11_strm_	Pipeline_XFER_LC	OOP_fu	_112_pstrmOu	ıtput_T	READY	i i	+ and	0    0		40  2		2  1
Total						+   +	   	+   0   +	+  0  +	<del>+</del> 42  +	34  	<del>+</del> 3  +
* Multiplexer:		+		+		+						
Nam	ie	LUT	Input Size	Bits	Total	Bits						
ap_NS_fsm  pstrmInput_TREADY	_int_regslice	25  9		1  1		5  2						
Total +		34  +		2  		+ 7  +						
* Register:												
	Name				-++   FF	+ LUT  +	+ Bits  +	Const	Bit	-+ s  -+		
ap_CS_fsm  grp_fir_n11_strm_  tmp_reg_187	Pipeline_XFER_LC	OOP_fu	_112_ap_star	t_reg	4    1    31	0  0  0	4  1  31			0  0  0		
+  Total +					-++   36  -++	+ 0  +	36  +			-+ 0  -+		
			· ·				· ·				· · · · · · · · · · · · · · · · · · ·	

## Interface

## 1. Synthesis Summary Report






	=====	=====	========	=========	
== Interface ====================================			========		
* Summary:					
RTL Ports	+   Dir	Bits	Protocol	Source Object	C Type
+  s axi control AWVALID	++   in	+ 1	   s axi	control	   array
s_axi_control_AWREADY	out	1	s_axi	control	array
s_axi_control_AWADDR	in	7	s_axi	control	array
s_axi_control_WVALID	in	1	s_axi	control	array
s_axi_control_WREADY	out	1	s_axi	control	array
s_axi_control_WDATA	in	32	s_axi	control	array
s_axi_control_WSTRB	in	4	s_axi	control	array
s_axi_control_ARVALID	in    out	1  1	s_axi	control    control	array
s_axi_control_ARREADY  s axi control ARADDR	out    in	1  7	s_axi  s axi	control	array  array
s axi control RVALID	111    out	1	s axi	control	array
s axi control RREADY	l in	1	s axi	control	array
s axi control RDATA	out	32	s axi	control	array
s_axi_control_RRESP	out	2	s_axi	control	array
s_axi_control_BVALID	out	1	s_axi	control	array
s_axi_control_BREADY	in	1	s_axi	control	array
s_axi_control_BRESP	out	2	s_axi	control	array
ap_clk	in	1	ap_ctrl_hs	fir_n11_strm	return value
ap_rst_n	in	1	ap_ctrl_hs	fir_n11_strm	return value
interrupt	out	1	ap_ctrl_hs	fir_n11_strm	return value
pstrmInput_TDATA	in    in	32	axis  axis	pstrmInput_V_data_V	pointer
pstrmInput_TVALID  pstrmInput TREADY	101   out	1  1	axis  axis	pstrmInput_V_dest_V  pstrmInput V dest V	pointer  pointer
pstrmInput TDEST	out    in	1   1	axis	pstrmInput_V_dest_V	pointer
pstrmInput TKEEP	in in	4	axis	pstrmInput V keep V	pointer
pstrmInput TSTRB	in	4	axis	pstrmInput_V_strb_V	pointer
pstrmInput_TUSER	in	1	axis	pstrmInput_V_user_V	pointer
pstrmInput_TLAST	in	1	axis	pstrmInput_V_last_V	pointer
pstrmInput_TID	in	1	axis	pstrmInput_V_id_V	pointer
pstrmOutput_TDATA	out	32	axis	pstrmOutput_V_data_V	pointer
pstrmOutput_TVALID	out	1	axis	pstrmOutput_V_dest_V	pointer
pstrmOutput_TREADY	in	1	axis	pstrmOutput_V_dest_V	pointer
pstrmOutput_TDEST	out	1	axis	pstrmOutput_V_dest_V	pointer
pstrmOutput_TKEEP	out	4	axis	pstrmOutput_V_keep_V	pointer
pstrmOutput_TSTRB	out	4	axis	pstrmOutput_V_strb_V	pointer
pstrmOutput_TUSER	out	1	axis	pstrmOutput_V_user_V	pointer
pstrmOutput_TLAST	out	1	axis	pstrmOutput_V_last_V	pointer
pstrmOutput_TID	out	1	axis	pstrmOutput_V_id_V	pointer
	<del></del> +	+		<del></del> +-	

Co-simulation transcript

Co-simulation waveform



## Jupyter Notebook execution results


```
In [1]:
         # coding: utf-8
         # In[3]:
         from __future__ import print_function
         import sys, os
         import numpy as np
         from time import time
         import matplotlib.pyplot as plt
         sys.path.append('/home/xilinx')
         os.environ['XILINX XRT'] = '/usr'
         from pynq import Overlay
         from pynq import allocate
         if __name__ == "__main__":
             print("Entry:", sys.argv[0])
             print("System argument(s):", len(sys.argv))
             print("Start of \"" + sys.argv[0] + "\"")
             ol = Overlay("/home/xilinx/jupyter_notebooks/FIRN11Stream.bit")
             ipFIRN11 = ol.fir n11 strm 0
             ipDMAIn = ol.axi_dma_in_0
             ipDMAOut = ol.axi_dma_out_0
             fiSamples = open("samples_triangular_wave.txt", "r+")
             numSamples = 0
             line = fiSamples.readline()
             while line:
                 numSamples = numSamples + 1
                 line = fiSamples.readline()
             inBuffer0 = allocate(shape=(numSamples,), dtype=np.int32)
             outBuffer0 = allocate(shape=(numSamples,), dtype=np.int32)
             fiSamples.seek(0)
```

```
for i in range(numSamples):
    line = fiSamples.readline()
    inBuffer0[i] = int(line)
fiSamples.close()
numTaps = 11
n32Taps = [0, -10, -9, 23, 56, 63, 56, 23, -9, -10, 0]
\#n32Taps = [1, 0, 0, 0, 0, 0, 0, 0, 0, 1]
n32DCGain = 0
timeKernelStart = time()
for i in range(numTaps):
    n32DCGain = n32DCGain + n32Taps[i]
    ipFIRN11.write(0x40 + i * 4, n32Taps[i])
if n32DCGain < 0:</pre>
    n32DCGain = 0 - n32DCGain
ipFIRN11.write(0x10, len(inBuffer0) * 4)
ipFIRN11.write(0x00, 0x01)
ipDMAIn.sendchannel.transfer(inBuffer0)
ipDMAOut.recvchannel.transfer(outBuffer0)
ipDMAIn.sendchannel.wait()
ipDMAOut.recvchannel.wait()
timeKernelEnd = time()
print("Kernel execution time: " + str(timeKernelEnd - timeKernelStart) + " s")
```

```
plt.title("FIR Response")
plt.xlabel("Sample Point")
plt.ylabel("Magnitude")
xSeq = range(len(inBuffer0))
if n32DCGain == 0:
    plt.plot(xSeq, inBuffer0, 'b.', xSeq, outBuffer0, 'r.')
else:
    plt.plot(xSeq, inBuffer0, 'b.', xSeq, outBuffer0 / n32DCGain, 'r.')
plt.grid(True)

plt.show() # In Jupyter, press Tab + Shift keys to show plot then redo run
print("========""")
print("Exit process")
```

Entry: /usr/local/share/pynq-venv/lib/python3.8/site-packages/ipykernel\_launcher.py
System argument(s): 3
Start of "/usr/local/share/pynq-venv/lib/python3.8/site-packages/ipykernel\_launcher.
py"



Exit process