

OfP4, a P4 front-end for Open vSwitch

Ben Pfaff
Debnil Sur
Leonid Ryzhyk
Mihai Budiu



What is P4?

as compared to OpenFlow

Similarities to OpenFlow

Flow tables

Differences from OpenFlow

- Hardware centric
- Target specific
- Compiled (p4c)
- Typed flow tables
- A real language
 - Control flow
 - Expressions
 - Arithmetic

Other points

- Not a dead standard
- Increasing availability
- P4Runtime control protocol



Existing P4 Software Switches

(as of about March 2022)

- BMv2
- Accurate simulation
- Low performance.



- Fast
- Hard to install across operating systems.



- Unmaintained
- No P4Runtime support



Others in development:




- Hardware focus (?)
- Uncertain timeline



OfP4: Software P4 with an OVS data plane

A daemon to translate between P4+P4Runtime and OpenFlow



Unmodified, upstream OVS
Uses OVS extensions to OpenFlow


Starting from a P4 program and the controller that supports it:

- Compile P4 with p4c-of
- Connect controller to OfP4 over P4Runtime
- Connect OfP4 to Open vSwitch over OpenFlow




A P4 Architecture for OVS

OpenFlow Architecture



P4 Portable Savidante Atahitecture





Fields in P4 for common targets

```
Programmer-Defined Headers
header ethernet_t {
  bit<48> dstAddr;
  bit<48> srcAddr;
  bit<16> etherType;
header ipv4_t {
  bit<4> version;
  bit<4> ihl;
  bit<8>
          diffserv;
  bit<16> totalLen;
  bit<16> identification;
  bit<3> flags;
  bit<13> fragOffset;
  bit<8> ttl;
  bit<8> protocol;
  bit<16> hdrChecksum;
  bit<32> srcAddr:
  bit<32> dstAddr;
struct headers {
  ethernet_t ethernet;
  ipv4_t ipv4;
```

```
Programmer-Defined Parser
parser MyParser(...) {
  state start {
    transition parse_ethernet;
  state parse_ethernet {
    packet.extract(hdr.ethernet);
    transition select(hdr.ethernet.etherType) {
       0x800: parse_ipv4;
       default: accept;
  state parse_ipv4 {
    packet.extract(hdr.ipv4);
    transition accept;
```

Fields in P4 for OfP4

```
Programmer-Defined Headers
header ethernet_t {
  bit<48> dstAddr;
  bit<48> srcAddr;
  bit<16> etherType;
header ipv4_t {
  bit<4> ihl;
         diffserv;
  bit<8>
  bit<13> fragOffset;
         ttl;
  bit<8>
  bit<8> protocol;
  m: 16 hdrCh - ks.im;
  bit<32> srcAddr;
  bit<32> dstAddr;
struct headers {
  ethernet_t ethernet;
  ipv4_t ipv4;
  mware
```

```
Progr
           her-Define
           Parser(...)
                             rnet;
  state
                        r.ethernet);
     pal
                       (hdr.ethernet.etherType) {
     tran
                      e_ipv4;
  sta
             ∂n acd
```

P4 Metadata

Standard Metadata for Common Targets

```
struct standard_metadata_t {
  bit<9>    ingress_port;
  bit<9>    egress_spec;
  bit<32>    instance_type;
  bit<32>    instance_type;
    i
```

Program Metadata

```
struct metadata_t {
         bit<32> a;
...
        bit<8> y;
        bit<8> z;
}
```



Translating P4 Metadata to OpenFlow

P4: Flexible Metadata **OVS: Fixed Metadata** in port Standard Metadata struct standard_metadata_t { skb_priority bit<16> in_port; metadata bit<16> out_group; bit<16> out_port; reg0 **Program Metadata** reg1 struct metadata_t { bit<32> a; bit<8> y; reg15 bit<8> z; 32 16 64



Translating P4 **Table Keys** to OpenFlow

P4: Typed Table Keys

OpenFlow: Free-Form Matches

table InputVlan {
 key = {
 standard_metadata.in_port: exact;
 hdr.vlan.isValid(): exact;
 hdr.vlan.vid: optional;
 }
 actions = { Drop; SetVlan; UseTaggedVlan; }
 default_action = Drop;
}

match on true: vlan_tci=0x1000/0x1000
 vlan_tci=VLAN/0xfff



Translating P4 **Table Actions** to OpenFlow

P4: Typed Actions

OpenFlow: Free-Form Actions

```
actions=load(0->reg3), resubmit(,31)
table InputVlan {
    key = {
         standard_metadata.ingress_port: exact;
                                                            actions=load(<u>vid</u>->reg7[0..11]), resubmit(,3)
         hdr.vlan.isValid(): exact;
         hdr.vlan.vid: optional;
                                                            actions=move(vlan_tci[0..11]->reg7[0..11]), resubmit(,3)
    actions = { Drop; SetVlan; UseTaggedVlan; }
    default_action = Drep;
action Drop() {
    mark_to_drop(standard_metadata);
    exit;
action SetVlan(bit<16> vid) { meta.vlan = vid; }
action UseTaggedVlan() { meta.vlan = hdr.vlan.vid; }
```



Flow Priorities and Default Actions


```
table InputVlan {
    key = {
         standard_metadata.in_port: exact;
         hdr.vlan.isValid(): exact;
                                                       table=2, priority=0, actions=load(0->reg3), resubmit(,31)
         hdr.vlan.vid: optional;
    actions = { Drop; SetVlan; UseTaggedVlan; }
    default_action = Drop;
action Drop() {
    mark_to_drop(standard_metadata);
    exit;
action SetVlan(bit<16> vid) { meta.vlan = vid; }
action UseTaggedVlan() { meta.vlan = hdr.vlan.vid; }
```



P4 Control Flow in OpenFlow

An 'if' becomes a simple flow table


OpenFlow Table Flow



table=6, priority=1, reg5=0/0x1000, dl_dst=0/0x1000000000, actions=resubmit(,7) table=6, priority=0, actions=resubmit(,8)



Implementing P4 Pipelines



Multicast Group Assignments

| Group ID | <u>Ports</u> |
|----------|-----------------|
| 12 | [1, 2, 3, 4, 5] |
| 23 | [1, 2] |
| 34 | [3, 4, 5] |
| | |

<u>Multicast Flows</u>

table=31, priority=1, reg1=12, actions=clone(load: 1->reg0, resubmit(,32)),

clone(load:2->reg0, resubmit(,32)),

clone(load:3->reg0, resubmit(,32)),

clone(load:4->reg0, resubmit(,32)),

clone(load:5->reg0, resubmit(,32))

table=31, priority=1, reg1=23, actions=clone(load:1->reg0, resubmit(,32)),

clone(load:2->reg0, resubmit(,32))

Fallback Flow


table=31, priority=**0**, actions=resubmit(,32)



P4 Digests

(not yet implemented)

```
P4 Digest Usage
#define ID 0x1234
                                        actions=controller(userdata=1234)
struct LearnDigest { ... }
// If the source MAC isn't known, send it
// to the control plane to be learned.
if (!meta.flood
  && !eth_addr_is_multicast(hdr.eth_src)
  && !LearnedSrc.apply().hit) {
    LearnDigest d;
    d.port = meta_in.in_port;
    d.vlan = meta.vlan;
    d.mac = hdr.eth.src;
    digest<LearnDigest>(ID, d);
```





Limitations

- Arithmetic
- Table number limits
- Metadata size limits
- Compatibility
- Brittleness





Thank You

https://github.com/vmware/nerpa

