




# Flynn's Taxonomy

Prof. Mike Flynn's famous taxonomy  
of parallel computers

# Computer Instruction Cycle







# Flynn's Taxonomy

Proposed by Prof. Mike Flynn in 1966

how many instructions

vs

how much data

can be processed simultaneously


SISD

Instruction Pool


Data Pool

Single Instruction  
Single Data

PU




# Von-Neumann Architecture



SIMD

# Instruction Pool



Single Instruction  
**MULTIPLE** Data

Same processing  
instruction runs on  
all processors


Data level parallelism  
NOT Concurrency

Applications:

- \* Image editing
- \* Multimedia processing



# arm CORTEX<sup>®</sup>-A9




Arm NEON technology is an advanced **SIMD** (single instruction multiple data) architecture extension for the Arm Cortex-A series

MISD

# Instruction Pool

Data Pool



**MULTIPLE** Instruction  
**SINGLE** Data

Pipelining!!!

No real example in real life


Applications:

- \* convolution
- \* matrix operations
- \* data sorting

*DIFFERENT* processing  
instructions run on  
*SAME* data

MIMD

Instruction Pool



**MULTIPLE** Instruction  
**MULTIPLE** Data

*DIFFERENT* processing  
instructions can run on  
*DIFFERENT* data


**Processing:** asynch, independent

**Memory:** shared or distributed

**Applications:**

- \* Simulation
- \* Emulation (VM)
- \* CAD/CAM
- \* Modeling

# Intel® Xeon Phi™ Coprocessor Block Diagram



# More MIMD

## SPMD

- Same *program* multiple data
- Program executed at independent execution points
- Most common style of parallel programming

## MPMD

- Multiple *program* multiple data
- At least 2 programs
- One program is master/controller
- Others 'nodes' receive program from master

# SPMD

## Single Program Multiple Data (SPMD)

22


### SPMD program

```
// -> (determining rank and num_sides) ->
int rank;
if (rank % 5) {
    // Rank is from your 'left' neighbor if you are not rank 0
    MPI_Rank(&rank, 1, MPI_COMM_WORLD, rank - 1);
    MPI_Comm_Rank(&rank, MPI_COMM_WORLD);
    printf("Process %d received rank %d from process %d\n",
           rank, rank - 1);
} else {
    // Rank is the node's value if you are rank 0
    rank = 0;
}


// Send your local rank value to your 'right' neighbor
MPI_Send(&rank, 1, MPI_INT, (rank + 1) % num_sides,
         0, MPI_COMM_WORLD);
// The rank 0 has received from the last node.
if (rank == 0) {
    MPI_Rank(&rank, 1, MPI_COMM_WORLD, rank + 1);
    MPI_Comm_Rank(&rank, MPI_COMM_WORLD);
    printf("Process %d received rank %d from process %d\n",
           rank, rank + 1);
}
```



Input data




# Playstation 3 – Cell Processor (MPMD)



# Pop Quiz!

What architecture is this???

## AMD GPU Hardware Architecture



- AMD 5870 – Cypress
- 20 SIMD engines
- 16 SIMD units per core
- 5 multiply-adds per functional unit (VLIW processing)
- 2.72 Teraflops Single Precision
- 544 Gigaflps Double Precision

Source: Introductory OpenCL  
SAAHPC2010, Benedict R. Gaster



# Flynn's Taxonomy

- quite difficult to fit parallel architectures
  - Ancient – 1966!!!
  - Where do these fit??? <<< UNCLEAR
    - instruction level parallel
    - fine-grain speculative multithreading
- Most important distinction is between SIMD and MIMD