ARM® Thumb® 16-bit Instruction Set ordered by machine code

This card lists all Thumb 16-bit instructions ordered by machine code to ease manually disassemble 16-bit Thumb code. See the respective *Thumb® 16-bit Instruction Set Quick Reference Card* for details on the individual instructions.

School of Engineering
InES Institute of Embadded Systems

Version 1.0, 2014-09-14, Andreas Gieriet 0000 - 0x0xxx Instructions 1001 - 0x9xxx Instructions 0000 0000 00mm mddd MOVS Rddd Rmmm ; Rddd = Rmmm --> alias for LSLS Rddd.Rmmm.#0 1001 Ottt iiii iiii STR Rttt, [SP, #offl: [SP + ObOiiiiiiii00] = Rttt --> +1020 max Rttt, [SP, #off]; Rttt = [SP + Ob0iiiiiiii00] LSLS Rddd, Rmmm, #Obiiiii; Rddd = Rmmm LSL #Ob0iiiii 0000 0iii iimm mddd 1001 1ttt iiii iiii LDR --> +1020 max 0000 liii iimm mddd LSRS Rddd, Rmmm, #Obiiiii; Rddd = Rmmm LSR #Ob0iiiii 1010 - 0xAxxx Instructions 0001 - 0x1xxx Instructions 1010 Oddd iiii iiii Rddd, label : Rddd = ((PC+2) &~0b011)+0b0iiiiiiii00 --> +1020 max 0001 Oiii iimm mddd Rddd, Rmmm, #Obiiiii; Rddd = Rmmm ASR #Ob0iiiii 1010 1ddd iiii iiii ADD Rddd, SP, #off ; Rddd = SP + Ob0iiiiiiii00 --> +1020 may 0001 100m mmnn nddd Rddd, Rnnn, Rmmm ; Rddd = Rnnn + Rmmm 0001 101m mmnn nddd Rddd, Rnnn, Rmmm : Rddd = Rnnn -SUBS 1011 - 0xBxxx Instructions --> +508 may 0001 110i iinn nddd Rddd, Rnnn, #0biii ; Rddd = Rnnn + #0b0iii 1011 0000 Oiii iiii ADD SP, SP, #off : SP = SP + 0b0iiiiiii00: SP = SP - Ob0iiiiii00 0001 111i iinn nddd SUBS Rddd, Rnnn, #0biii ; Rddd = Rnnn - #0b0iii 1011 0000 1iii iiii SUB SP, SP, #off --> +508 max1011 00i1 iiii innn CBZ Rnnn, label ; if Rnnn==zero, PC = PC + 0x0iiiiii0 --> +126 may 0010 - 0x2xxx Instructions 1011 0010 00mm mddd SXTH Rddd, Rmmm : Rddd < ss21 > = Rmmm < 4321 > --> low half0010 Oddd iiii iiii MOVS Rddd, #Obiiiiiii ; Rddd = : Rddd < sss1 > = Rmmm < 4321 > --> low byte#0b0iiiiiii 1011 0010 01mm mddd SXTB Rddd Rmmm 0010 1nnn iiii iiii Rnnn, #Obiiiiiiii ; flags = Rnnn #0b0iiiiiii 1011 0010 10mm mddd UXTH Rddd, Rmmm : Rddd<0021> = Rmmm<4321> --> low half CMP 1011 0010 11mm mddd UXTB Rddd, Rmmm : Rddd<0001> = Rmmm<4321> --> low byte 0011 - 0x3xxx Instructions 1011 0100 rrrr rrrr PUSH {reg0-7} ; rrrrrrr = Lo reg-mask --> pushes regs to SP (decrements SP) 0011 0ddd iiii iiii ADDS Rddd, #0biiiiiiii ; Rddd = Rddd + #0b0iiiiiiii 1011 0101 rrrr rrrr PUSH (LR, reg0-71 : rrrrrrr = Lo reg-mask --> pushes regs to SP (decrements SP) SUBS Rddd, #0biiiiiiii ; Rddd = Rddd - #0b0iiiiiii 1011 0110 0100 xxxx 0011 1ddd iiii iiii : unpredictable 1011 0110 0101 0... SETEND LE ; sets little-endian mode in CPSR 1011 0110 0101 1... 0100 - 0x4xxx Instructions SETEND BE : sets big-endian mode in CPSR 0100 0000 00mm mddd Rddd, ; Rddd = Rddd & Rmmm 1011 0110 0110 0aif CPSIE aif ; Enable Processor State --> a=imprecise-abort, i=IRQ, f=FIQ 0100 0000 01mm mddd EORS Rddd. : Rddd = Rddd ^ 1011 0110 0111 0aif CPSID aif : Disable Processor State --> a=imprecise-abort. i=IRO. f=FIO Rmmm : Rddd = Rddd LSJ Rmmm 0100 0000 10mm mddd LSLS Rddd, Rmmm 1011 0110 011x 1xxx : unpredictable Rddd, Rmmm 0100 0000 11mm mddd : Rddd = Rddd LSR Rmmm 1011 10<u>i</u>1 iiii innn CBNZ Rnnn, label ; if Rnnn!=zero, PC = PC + 0x0iiiiii0 : Rddd<4321> = Rmmm<1234> --> reverse all 0100 0001 00mm mddd : Rddd = Rddd ASR Rmmm REV Rddd, Rmmm 1011 1010 00mm mddd ASPS Rddd. Dmmm 0100 0001 01mm mddd ADCS Rddd. Rmmm ; Rddd = Rddd + Rmmm + 1011 1010 01mm mddd REV16 Rddd, Rmmm ; Rddd<4321> = Rmmm<3412> --> reverse low half, rev. upper half 0100 0001 10mm mddd : Rddd = Rddd - Rmmm - ~carry 1011 1010 10xx xxxx SBCS Rddd. Rmmm 0100 0001 11mm mddd Rddd, Rmmm ; Rddd = Rddd ROR Rmmm 1011 1010 11mm mddd REVSH Rddd, Rmmm : Rddd<4321> = Rmmm<ss12> --> reverse low half, sign extended 0100 0010 00mm mddd TST Rddd, Rmmm : flags = Rddd & Rmmm 1011 1100 rrrr rrrr POP {reg0-7} ; rrrrrrr = Lo reg-mask --> pops regs from SP (increments SP) ; rrrrrrr = Lo reg-mask --> pops regs from SP (increments SP) ; Rddd = 0 - Rmmm0100 0010 01mm mddd RSBS Rddd, Rmmm, #0 --> alias for NEGS Rddd, Rmmm 1011 1101 rrrr rrrr POP {PC,reg0-7] 0100 0010 10mm mnnn Rnnn, Rmmm ; flags = Rnnn - Rmmm 1011 1110 iiii iiii BKPT #Obililili ; breakpoint, arg ignored by HW 0100 0010 11mm mnnn ; flags = Rnnn + Rmmm 1011 1111 0000 0000 ; do nothing CMN Rnnn Rmmm NOP 0100 0011 00mm mddd ORRS Rddd, Rmmm ; Rddd = Rddd | Rmmm 1011 1111 0001 0000 YTELD ; do nothing, NOP-Hint: signal to HW to suspend/resume threads ; do nothing, NOP-Hint, wait for event 0100 0011 01mm mddd : Rddd = Rddd * Rmmm 1011 1111 0010 0000 MITT.S Rddd. Dmmm WEE ; do nothing, NOP-Hint: wait for interrupt 0100 0011 10mm mddd Rddd. : Rddd = Rddd & ~Rmmm 1011 1111 0011 0000 WFI 0100 0011 11mm mddd ; Rddd = 1011 1111 0100 0000 ; do nothing, NOP-Hint: signal event to multi-processor system MVNS Rddd. SEV Rmmm ~Rmmm 0100 0100 dmmm mddd ADD Rdddd, Dmmmm : Rdddd = Rdddd + Rmmmm 1011 1111 cccc mmmm ITsel cond ; if-then: sel=mmmm: T=then/E=else, cond=cccc: as for Bcc<11:8> 0100 0101 nmmm mnnn Rnnnn, Rmmmm ; flags = Rnnnn - Rmmmm 0100 0110 dmmm mddd Rdddd, Rmmmm · Rdddd = 1100 - 0xCxxx Instructions 0100 0111 0mmm m... BX Rmmmm Rmmmm&~0b01 (mmmm == 0b1111: unpredictable) 1100 Onnn rrrr rrrr STMIA Rnnn! {reg0-7} ; rrrrrrrr = Lo reg-mask, inc Rnnn ; LR = PC, PC = Rmmmm&~0b01 (mmmm == 0b1111: unpredictable) LDMIA Rnnn! {req0-7} ; rrrrrrr = Lo req-mask, inc Rnnn if Rnnn not in mask 0100 0111 1mmm m... BLX 1100 1nnn rrrr rrrr Rmmmm ; Rttt = [((PC+2)&~0b011))+0b0iiiiiiii00] --> +1020 max 0100 1ttt iiii iiii T.DR Rttt, =label LDMIA Rnnn {reg0-7} ; rrrrrrr = Lo reg-mask, load Rnnn if Rnnn in mask 0101 - 0x5xxx Instructions 1101 - 0xDxxx Instructions 0101 000m mmnn nttt STR Rttt, [Rnnn, Rmmm] ; [Rnnn + Rmmm] = Rttt 1101 0000 iiii iiii BEO label ; if true, PC = PC + Obiiiiiiii --> -256/+254 max STRH Rttt, [Rnnn, Rmmm] ; [Rnnn + Rmmm] = Rttt BNE label 0101 001m mmnn n+++ --> low half 1101 0001 iiii iiii ; if true, PC = PC + Obiiiiiiii --> -256/+254 max 0101 010m mmnn nttt : [Rnnn + Rmmm] = Rttt --> low byte 1101 0010 iiii iiii BHS/BCS label STRB Rttt, [Rnnn, Rmmm] 0101 011m mmnn nttt LDRSB Rttt, [Rnnn, Rmmm] ; Rttt<sss1> = [Rnnn + Rmmm]<1> --> low byte 1101 0011 iiii iiii BLO/BCC label 0101 100m mmnn nttt Rttt, [Rnnn, Rmmm] ; Rttt = [Rnnn + Rmmm] 1101 0100 iiii iiii RDT labol ; if true, PC = PC + Obiiiiiiiii --> -256/+254 max0101 101m mmnn nttt Rttt, [Rnnn, Rmmm] ; Rttt<0021> = [Rnnn + Rmmm]<21> --> low half 1101 0101 iiii iiii BMI label ; if true, PC = PC + Obiiiiiiii --> -256/+254 max ; if true, PC = PC + Obiiiiiiiii --> -256/+254 max 0101 110m mmnn nttt LDRB Rttt, [Rnnn, Rmmm] ; Rttt<0001> = [Rnnn + Rmmm]<1> --> low byte 1101 0110 iiii iiii BVS label LDRSH Rttt, [Rnnn, Rmmm] ; Rttt<ss21> = [Rnnn + Rmmm]<21> ; if true, PC = PC + Obiiiiiiii --> -256/+254 max 0101 111m mmnn nttt --> low half 1101 0111 iiii iiii BVC label 1101 1000 1111 1111 BHT label ; if true, PC = PC + Obiiiiiiii --> -256/+254 max 0110 - 0x6xxx Instructions 1101 1001 iiii iiii BLS label ; if true, PC = PC + Obiiiiiiiii --> -256/+254 maxRttt, [Rnnn, #off] ; [Rnnn + Ob0iiiii00] = Rttt --> +124 max 1101 1010 iiii iiii BGE label ; if true, PC = PC + Obiiiiiiii --> -256/+254 max 0110 Oiii iinn nttt STR 0110 liii iinn nttt LDR Rttt, [Rnnn, #off] ; Rttt = [Rnnn + 0x0iiiii00] --> +124 may 1101 1011 iiii iiii BLT label ; if true, PC = PC + Obiiiiiiiii --> -256/+254 max1101 1100 iiii iiii BGT label ; if true, PC = PC + Obiiiiiiiii --> -256/+254 max; if true, PC = PC + Obiiiiiiii --> -256/+254 max 0111 - 0x7xxx Instructions 1101 1101 iiii iiii BLE label 0111 0iii iinn nttt STRB Rttt, [Rnnn, #off] ; [Rnnn + Ob0iiiii] = Rttt --> +31 max, low byte 1101 1110 xxxx xxxx ; undefined --> can be used for instruction emulation LDRB Rttt, [Rnnn, #off] ; Rttt<0001> = [Rnnn + 0x0iiiii]<1> --> +31 max, low byte 1101 1111 iiii iiii SVC #0biiiiiii 0111 liji jinn nttt ; supervisor call (formerly called SWI), arg ignored by HW 1000 - 0x8xxx Instructions 1110 - OxExxx Instructions : PC = PC + Obiiiiiiiiiii STRH Rttt, [Rnnn, #off] ; [Rnnn + 0x0iiiii0] = Rttt --> +62 max, low half 1110 Oiii iiii iiii --> -2048/+2046 max 1000 Oiii iinn nttt 1000 liji jinn nttt LDRH Rttt, [Rnnn, #off] ; Rttt<0021> = [Rnnn + 0x0iiiii0]<21> --> +62 max, low half 1110 1xxx xxxx xxxx : 32 bit instructions 1111 - 0xFxxx Instructions 1111 xxxx xxxx xxxx : 32 bit instructions

Notes:

- 3) Undefined instructions can be used to emulate instructions (they trigger the undefined exception).
- 4) Unpredictable instructions do any unpredictable actions and are therefore illegal instructions.
- 5) Unallocated codes are undefined unless they are explicitly marked as unpredictable.

¹⁾ a dot means don't care, but must be set to 0.

^{2) &}lt;4321>: word, <21>: low half word, <1>: low byte, <0001>: zero extend byte, <sss1>: sign extend byte, etc.