

Exceptional Control Flow


Computer Engineering 1


CT Team: A. Gieriet, J. Gruber, R. Gübeli, M. Meli, M. Rosenthal, A. Rüst, J. Scheier, M. Thaler

Motivation



You are working at your desk!





Motivation



Computers work concurrently on several tasks

- Often wait until result is available, e.g. network request
- Fill idle time with useful tasks → efficient use of processing power
- Interrupts signal, that result of a request is available
- Requires switching between programs

Unexpected events – exceptions

- Division by 0, unaligned accesses, etc.
- Must be caught and corresponding actions need to be triggered

Time critical events with high priority

Interrupt running program → process event

Agenda



- Polling
- Interrupt-Driven I/O
- Exceptions Cortex-M3/M4
- Interrupt-System Cortex-M3/M4
- Vector Table
- Storing the Context
- External Interrupt Pins
- Interrupt Control
- Nested Exceptions
- Special Interrupt Situations
- CMSIS Functions
- Data Consistency

The lecture does not cover all the features of Cortex-M3/4 exception processing, in particular the following simplifications apply:

- · No distinction between handler mode and thread mode
- · No distinction between preempt priority and sub-priority fields
- · Tail chaining and late arrival are not covered
- Instructions that are abandoned and restarted/resumed after interrupt service are not covered (e.g. LDM)

Learning Objectives



At the end of this lesson you will be able

- to explain advantages and disadvantages of polling and interrupt-driven I/O
- to distinguish the different types of exceptions on a Cortex-M3/M4
- to explain how the Cortex-M3/M4 recognizes and processes exceptions
- to explain the vector table of the Cortex-M3/M4
- to understand the basic functionality of the Nested Vectored Interrupt Controller (NVIC)
 - to enable and disable interrupts
 - to set and clear interrupts by software
 - to prioritize exceptions
 - to know how programmed priorities influence preemption of service routines
 - to explain how simultaneously pending interrupts are processed
- to implement a simple interrupt service routine in Cortex-M assembly
- to explain potential data consistency issues due to interrupts and to give potential examples


Polling



Periodic Query of Status Information

- Synchronous with main program
- Advantages
 - Simple and straightforward
 - Implicit synchronization
 - Deterministic
 - No additional interrupt logic required
- Disadvantages
 - Busy wait → wastes CPU time
 - Reduced throughput
 - Long reaction times

in case of many I/O devices or if the CPU is working on other tasks




1) to poll → abfragen

Polling



Architecture

```
while(1)
       if ( read_byte(ADDR_BUTTON_A) ) {
           execute_task_A();
       if ( read_byte(ADDR_BUTTON_B) ) {
           execute_task_B();
       if ( read_byte(ADDR_BUTTON_C) ) {
           execute_task_C();
```




Interrupt-Driven I/O



Alternative to polling

Interrupt: Sudden change of program flow due to an event



Interrupt-Driven I/O



Main program

- Initializes peripherals
- Afterwards it executes other tasks
- Peripherals signal when they require software attention (phone call analogy)
- Events interrupt program execution


Advantage

9

- No busy wait → better use of CPU time
- Short reaction times

Disadvantages

- No synchronization (between main program and ISRs)
- Difficult debugging





System Exceptions


- Reset
 - Restart of processor
- NMI Non-maskable Interrupt
 - Condition that cannot be ignored, e.g. a critical hardware error
- Faults
 - E.g. undefined instructions, unaligned accesses, etc.
- System Level Calls
 - Operating system (OS) calls Instruction SVC and PendSV

Interrupts: IRQ0 – IRQ239

- Peripherals¹⁾ signal to CPU that an event needs immediate attention
- Can alternatively be generated by software request
- Asynchronous to instruction execution



Examples



```
SVC
                          supervisor call
system exceptions
                               usage fault
                              e.g. unaligned
             #0x34
      SVC
                             memory access
      LDR
             R0,=0x20001111
             R1,[R0] \leftarrow
      LDR
      isr_y PUSH { ... }
               POP { ... }
               PUSH { ... }
      isr z
               POP { ... }
               BX LR
```



System Exceptions

Exception Number	Exception Type	Priority	Description
1	Reset	-3 (Highest)	Reset
2	NMI	-2	Nonmaskable interrupt (external NMI input)
3	Hard Fault	-1	All fault conditions, if the corresponding fault handler is not enabled
4	MemManage Fault	Programmable	Memory management fault; MPU violation or access to illegal locations
5	Bus Fault	Programmable	Bus error; occurs when AHB interface receives an error response from a bus slave (also called <i>prefetch abort</i> if it is an instruction fetch or <i>data abort</i> if it is a data access)
6	Usage Fault	Programmable	Exceptions due to program error or trying to access coprocessor (the Cortex-M3 does not support a coprocessor)
7–10	Reserved	NA	-
11	SVCall	Programmable	System Service call
12	Debug Monitor	Programmable	Debug monitor (breakpoints, watchpoints, or external debug requests)
13	Reserved	NA	-
14	PendSV	Programmable	Pendable request for system device
15	SYSTICK	Programmable	System Tick Timer

source: "The definitive Guide to the Cortex-M3"




17.11.2015

Interrupts: Event calls ISR

Change of program flow

13



```
main proc
prog ...; main program
...
B prog

myISR
...; service the
...; event
BX LR
```

Instruction myISR

Instruction myISR + 1

....

Instruction myISR + N

Instruction BX LR


ZHAW, Computer Engineering

Interrupt-System Cortex-M3/M4



Nested Vectored Interrupt Controller (NVIC)

- Many sources can trigger exception with high level signal, e.g. IRQx
- Forwards respective exception number to CPU



CPU

- Calculates vector table address based on exception number
- Uses address to read vector from memory
- Stores context on stack
- Loads vector into PC
 - Causes branch to ISR

Simultaneous exceptions from different sources will be covered later

Vector Table (Cortex-M3/M4)



Which ISR Shall the Processor Call?

Each exception has a different ISR

Memory Addr.	31 0	Exception Nr.	
0x0000'03FC	IRQ239	255	
• • •			Interrupts 0 – 239
0x0000'0044	IRQ1	17	IRQn = Exception n + 16
0x0000'0040	IRQ0	16	·
0x0000'003C	SysTick	15	
0x0000'0038	PendSV	14	
• • •			
0x0000'002C	SVC	11	System Exceptions
• • •			1 – 15
0x0000'000C	Hard Fault	3	
0x0000'0008	NMI	2	
0x0000'0004	Reset	1	
0x0000'0000	Top of Stack	0	

Vector Table (Cortex-M3/M4)



Initialization

```
; Vector Table Mapped to Address 0 at Reset
             AREA RESET, DATA, READONLY
                                    ; Top of Stack
 Vectors
                   initial sp
             DCD
             DCD
                   Reset Handler
                                    ; Reset Handler
                                                                   System
                   NMI Handler
                                     ; NMI Handler
             DCD
                   HardFault Handler ; Hard Fault Handler
             DCD
             DCD
                   . . .
             DCD
             ; Interrupts
                   IRQ0 Handler
                                  ; ISR for IRQ0
             DCD
                                     ; ISR for IRQ1
             DCD
                   IRQ1 Handler
                                                                 Interrupts
             DCD
             AREA SOURCE_CODE, CODE, READONLY
IRQ0_Handler PUSH { ... }
                         ; interrupt service
             POP { ... }
             BX LR
```

Storing the Context



Interrupt event can take place at any time


- E.g. between TST and BEQ instructions
 - ISR call requires automatic save of flags and caller saved registers

ISR Call

- Stores xPSR, PC, LR, R12, R0 R3 on stack
- Stores EXC_RETURN¹⁾ to LR

ISR Return

- Use BX LR or POP {..., PC}²⁾
- Loading EXC_RETURN¹⁾ into PC
 - restores R0 R3, R12, LR, PC and xPSR from stack



¹⁾EXC_RETURN = 0xFFFF'FFF9


²⁾ if LR has been saved with PUSH {..., LR} in ISR

Storing the Context



Program Status Registers (PSRs)

- APSR Application Program Status Register
- IPSR Interrupt Program Status Register
- EPSR Execution Program Status Register



xPSR Combination of all three PSRs


Exception number indicates which exception the processor is handling ICI/IT Bits used in case of Interrupt-Continuable Instructions e.g. LDM/STM or conditional execution of instructions (IF-THEN)

T Thumb mode. Always one

Storing the Context



Asynchronous event calls ISR



```
main proc
prog ...; main program
...
B prog

myISR
...; service the
...; event
BX LR
```

Instruction myISR

Instruction myISR + 1

••••

Instruction myISR + N


Instruction BX LR


External Interrupt Pins



■ Chip Vendor (ST) Adds GPIO¹) Logic


- EXTI0 through EXTI4 connected to IRQ6 through IRQ10
 - IRQ0 IRQ5 / IRQ11 IRQ239 used for other sources e.g timer
- Select chip input for each EXTIx line
- Select sensitivity
 - level or edge








Nested Vectored Interrupt Controller (NVIC)






■ Exception states (for each interrupt source)

- Inactive
 - Exception is not active and not pending
- Pending
 - Exception is waiting to be serviced by CPU
 - E.g. an interrupt event occurred (IRQn = 1) but interrupts are disabled (PRIMASK)
- Active
 - Exception is being serviced by the CPU but has not completed
- Active and pending
 - Exception is being serviced by the CPU and there is a pending exception from the same source





IRQ Inputs and Pending Behavior



- High level on IRQn sets pending bit (IPn)
- Active Bit (IAn)
 - Set as soon as exception is being serviced
 - Resets pending bit

Same logic exists for each


interrupt $n = 0 \dots 239$ IRQn→ IPn PL SVC _ & \$& \$& \$& ► IP239 IA239 PL239 Priority Interrupt Interrupt Pending Enable **PRIMASK** Active

¹⁾ IRQn is set by hardware and usually reset by software




Interrupt Pending Registers


- Trigger hardware interrupt by software
- Cancel a pending interrupt



- → set pending bit
- → clear pending bit



Delete Pending IRQ3



Trigger IRQ3 by Software

SETPEND0	EQU 0xE000E200			
	•••			
	LDR R0,=SETPEND0			
	MOVS R1,#0x08			
	STR R1,[R0]			

ARM and ST use different names for the same register




Interrupt Active Status Registers

Read-only

Is IRQ3 active?

- Corresponding bit is set when ISR starts
- Corresponding bit is cleared when interrupt return is executed


IRQn→ IPn





General Masking of Interrupts

- PRIMASK
 - Single bit controlling all maskable interrupts



17.11.2015

Disable set PRIMASKEnable clear PRIMASK

Assembly

CPSID¹⁾ i

CPSIE¹⁾ i

```
C
__disable_irq();
__enable_irq();
```

On reset PRIMASK = 0 → enabled

Non-maskable Interrupt (NMI)

Power-fail, emergency button, watchdog, ...

¹ CPSIE/D = Change Processor State Interrupt Enable / Disable




Interrupt Enable Registers

Individual masking of interrupt sources

- IEn cleared pending bit not forwarded

- IEn set interrupt enabled



CLRENA and SETENA registers can be read by software and will return the settings of the IE bits

Disable IRQ3

CLRENAO EQU	0xE000E180		
• • •			
LDR MOVS STR			

Enable IRQ3


SETENAO EQU	0xE000E100		
• • •			
LDR	RO, =SETENAO		
MOVS	R1, #0x08		
STR	R1, [R0]		


	7	0		
NVIC_ICER7 = CLRENA7			IE 239224	
0xE000E19C			IE 239224	OI DENIAG
IE3 (= IRQ3)	disable			CLRENA0 to
NVIC_ICER0 = CLRENA0			IE 310	CLRENA7
0xE000E180			IL 310	
NN/10 10ED7 0ETENA7				
NVIC_ISER7 = SETENA7 0xE000E11C			IE 239224	
IE3 (= IRQ3)	enable			SETENA0
, ,	Oridatio			├─ to SETENA7
NVIC_ISER0 = SETENA0 0xE000E100			IE 310	
01110001100				



Preemption

- Service routine A temporarily interrupts service routine B
- Assigned priority level for each exception
 - Levels define whether A can preempt B
- Fixed priorities
 - Reset (-3), NMI (-2), hard fault (-1)
- All other priorities are programmable








Priority Level Registers

- The lower a priority level, the greater the priority
- 4-bit priority level ¹⁾ 0x0 0xF



Set priority of IRQ3 to 5

```
PL_IRQ3 EQU 0xE000E403
...

LDR R0, =PL_REG_IRQ3
MOVS R1, #0x50
STRB R1, [R0]
```


priority level registers for system exceptions 0xE000'ED18 – 0xE000'ED23

Cortex-M3/4 can handle up to 8 bits but STM uses only 4 Registers are called NVIC_IPRx on ST



Situation A: IRQ request while other ISR is running

- ISRx triggered by IRQx is executing
- Interrupt request IRQy arrives
- Case PLy < PLx
 - IRQy has higher priority than IRQx
 - ISRy preempts ISRx
- Case PLy >= PLx
 - IRQy has lower or same priority than IRQx
 - ISRy has to wait until ISRx completes





Situation B: Two or more pending interrupts

- (1) IRQ requests arrive simultaneously
- (2) More than one request has been waiting for a higher priority ISR to complete
- NVIC will evaluate the priorities of the pending interrupts
 - Selects IRQ with highest priority i.e.
 - ▶ with lowest priority level value (PL)
 - ▶ with lowest number (in case of identical PL values)
 - Other interrupts remain pending




Example Priorities

- ISR1 does not preempt ISR0
- ISR2 preempts ISR0

assuming

IRQ0 PL0 = 0x2 medium priority IRQ1 PL1 = 0x3 lowest priority IRQ2 PL2 = 0x1 highest priority




Special Interrupt Situations



IRQ request stays active

Interrupt becomes pending again





Special Interrupt Situations



Common Configuration on Microcontrollers

IRQ Set by Hardware – Cleared by Software






¹⁾ The software clears the bit at the correct position at the defined register address

Special Interrupt Situations



Multiple IRQ request pulses before entering ISR

- Treated as single interrupt
- Events are lost



CMSIS



What is CMSIS?

- Cortex Microcontroller Software Interface Standard
- Vendor-independent hardware abstraction layer for Cortex-M
- Defines generic tool interfaces
- ISO/IEC C code cannot directly access some Cortex-M3 instructions
 - intrinsic functions required

CMSIS Functions



NVIC Control

uint32_t NVIC_GetPendingIRQ (IRQn_t IRQn)Return true (IRQ-Number) if IRQn is pendingvoid NVIC_SetPendingIRQ (IRQn_t IRQn)Set IRQn pendingvoid NVIC_ClearPendingIRQ (IRQn_t IRQn)Clear IRQn pending statusuint32_t NVIC_GetActive (IRQn_t IRQn)Return the IRQ number of the active interrupt

void NVIC_SetPriority (IRQn_t IRQn, uint32_t priority) Set priority for IRQn
uint32_t NVIC_GetPriority (IRQn_t IRQn) Read priority of IRQn

void NVIC_SystemReset (void)
Reset the system

Data Consistency



Example

```
typedef struct
   uint8_t minutes;
   uint8 t seconds;
} time t;
static time_t time = { 0, 0 };
int main(void)
 while (1) {
   write byte(ADDR LED 7 0,
                  time.seconds);
   write_byte(ADDR_LED_15_8,
                  time.minutes);
```

```
void IRQ1_Handler(void)
{
   time.seconds++;
   if (time.seconds > 59) {
      time.seconds = 0;
      time.minutes++;
   }
}
```

```
time = { 15, 59 }

1) Output 59 → LED_7_0

2) Interrupt→ time = { 16, 0 }

3) Output 16 → LED_15_8

→ display: 16 59 !!!
```

Data Consistency



- Data structure must not be changed during output
- Disable Interrupts during output
- Multitasking problem

Conclusions



Polling vs. Interrupt-driven I/O

Exceptions

- System exceptions: Reset, NMI, Faults, System Level Calls
- Interrupts IRQ0 IRQ239

Nested Vectored Interrupt Controller

- Vector Table holds addresses of interrupt service routines (ISR)
- Save context including xPSR
- Masking of interrupts
- Pending and active bits
- Priority levels
- IRQn: Often hardware set; software reset

Data Consistency Issues

17.11.2015 ZHAW, Computer Engineering 17.11.2015