

# **Data Transfer Instructions**


## **Computer Engineering 1**

CT Team: A. Gieriet, J. Gruber, R. Gübeli, M. Meli, M. Rosenthal, A. Rüst, J. Scheier, M. Thaler

## **Motivation**



#### How do I "move" data?



• CPU → CPU

memory/IO → CPU

CPU

→ memory/IO

register to register

load from memory/IO

store to memory/IO

## Agenda



- Data Transfers
- Register to Register
- Loading Literals
- Loading Data
- Storing Data
- Loading/Storing Multiple Registers
- The C Perspective
  - Arrays
  - Pointers

For information on individual instructions covered in these slides: See also Quick Reference Card for Thumb 16-bit Instruction Set

# Learning Objectives



At the end of this lesson you will be able

- to enumerate the 4 transfer types of the Cortex-M0
- to read a Cortex-M0 assembly program with data transfer instructions
- to write assembly programs with the major Cortex-M0 data transfer instructions
- to encode and decode data transfer instructions to/from binary machine code
- to apply the EQU assembler directive
- to explain the concept of a 'literal pool' and to apply the 'LDR Rd,=literal' pseudo instruction
- to understand PC relative and indirect addressing (including offsets)
- to explain how arrays are stored in memory and how array elements can be accessed
- to understand how a compiler translates array accesses in a C-program to assembly
- to explain how a C-compiler implements pointers and address operators in assembly language

## **Data Transfers**



## Load/Store Architecture (ARM Cortex-M)

- Memory accessed only with load/store operations
- Usual steps for data processing
  - Load operands from memory to register
  - Execute operation → result in register
  - Store result from register to memory


## Register Memory Architecture e.g. Intel x86

- One of the operands can be located in memory
- Result can be directly written to memory

## **Data Transfers**




## Transfer Types



## **Data Transfers**



## Transfer Types (continued)





# Register to Register




## MOV / MOVS (register)

- Copy register value to other register
- MOV → low and high registers
- MOVS → only low registers
   S = update of flags <sup>3)</sup>







- Instruction group "special data processing" see table in lecture 2
- 2) Instruction group "shift by immediate, move register" see table in lecture 2
- 3) S → status register

## Register to Register



## Examples MOV / MOVS

Copy value of register Rm to Rd

```
- MOV <Rd>, <Rm> high and low registers allowed
```


- MOVS <Rd>, <Rm> restricted to low registers


address opcode	instruction	comment
00000002 4621 00000004 4641 00000006 4688 00000008 46C8 0000000A 0021	MOV R1,R4 MOV R1,R8 MOV R8,R1 MOV R8,R9 MOVS R1,R4	<pre>; low reg to low reg ; high reg to low reg ; low reg to high reg ; high reg to high reg ; low reg to low reg</pre>
	;MOVS R1,R8 ;MOVS R8,R1 ;MOVS R8,R9	<pre>; not possible: high reg ; not possible: high reg ; not possible: high reg</pre>



## MOVS (immediate)

- Copy immediate 8-bit value (literal) to register (only low registers)
- 8-bit literal is part of opcode (imm8)
- Register-bits 31 to 8 set to 0








#### EQU - Assembler Directive

- Symbolic definition of literals and constants
- Comparable to #define in C

# Example: MOVS with symbolic definition of literal

MY\_CONST8 EQU 0x12
MOVS R1,#MY\_CONST8





## Example MOVS (immediate)


Immediate 8-bit → 0 to 255d


MY_CONST8	EQU		; assembler directive ; does not generate opcode
0000000C 21FF 0000000E 240C 00000010 27CD	MOVS MOVS	R4,#12	; immediate hex to low reg ; immediate dec to low reg ; literal with symbolic name
	;MOVS	R8,#MY_CONST8 R1,#0x100	high reg not possible immediate out of range



## Load - LDR (literal)

- Indirect access relative to PC <sup>1)</sup>
- PC offset <imm>
- If PC not word-aligned
  - align on next upper word-address







## **Example LDR (literal)**

- Offset in bytes vs. imm8 in words  $\rightarrow$  <imm> = imm8:00 <sup>1)</sup>
  - Line1: assembler converts  $< imm > 0 \times 0.8 \text{ to } imm8 = 0 \times 0.2$
- Literals on lines 7 and 8
- PC
  - points to following instruction
  - if not word-aligned → align on next upper word-address

```
00000014 4902
                    ldr lit LDR
                                     R1,[PC,\#0x08]; hex offset
00000016 4A03
                             LDR
                                     R2,[PC,#12]
                                                     : dec offset
00000018 4B01
                                     R3, myLit~
                             LDR
                                     R4, myLit
0000001A 4C01
                             LDR
000001C 4D00
                             LDR
                                     R5, myLit
                                                    Pseudo instruction:
0000001E E003
                                                    Assembler converts to
                                     ldr lit2
                             В
                                                    LDR R3, [PC, \#0\times04]
                                     0x12345678
00000020 12345678 myLit
                             DCD
00000024 9ABCDEF0
                             DCD
                                     0x9ABCDEF0
```

<sup>1)</sup> offset = imm8 << 2 i.e. imm8 \* 4



## Examples LDR (literal)

same code as previous slide

• Which values are being loaded into registers R1 to R5?

```
00000014 4902
                      ldr lit LDR
                                        R1,[PC,\#0x08]; hex offset
00000016 4A03
                                        R2,[PC,#12]
                                                         ; dec offset
                               LDR
00000018 4B01
                               LDR
                                        R3, myLit
                                        R4, myLit
0000001A 4C01
                               LDR
                                                       Use a symbol: Let assembler
                                                       do the calculation
000001C 4D00
                                        R5, myLit
                               LDR
0000001E E003
                                        ldr lit2~
                               В
                                                             Branch prevents inter-
                                        0x12345678
00000020 12345678 myLit
                               DCD
                                                              pretation of literals
                                                             as instructions
00000024 9ABCDEF0
                               DCD
                                        0x9ABCDEF0
```

```
Line 1
PC = 0x00000016 --> word_aligned 0x00000018
Load literal from 0x00000018 + 0x08 = 0x00000020
R1 = 0x12345678
```

```
Line 2
PC = 0x00000018 --> word_aligned 0x00000018
Load literal from 0x00000018 + 12d = 0x00000024
R2 = 9ABCDEF0
```

<sup>1)</sup> Word alignment of PC causes the same offset in lines 3 and 4, although they are accessing the same literal



22.12.2014


#### Pseudo Instruction

LDR Rd,=literal

Assembler

16

- creates 'literal pool' at convenient code location
- allocates and initializes memory in 'literal pool' → DCD
- uses LDR (literal) instruction and calculates offset 1)




1) on M3/M4 the assembler may use a MOV instruction with an immediate value instead ZHAW, Computer Engineering



## Pseudo Instruction Examples

Warning: difference between lines 7 and 8





#### C Example

#### 4904 $\rightarrow$ LDR R1,[PC,#0x10] 4a04 $\rightarrow$ LDR R2,[PC,#0x10]

#### C-Code

```
static uint32 t g;
void lit example(void) {
     uint32 t a;
     uint32 t b;
     const uint32 t c = 0x04;
     uint32 t *p;
     a = 0x05;
     b = 0xABCDEF12; 1)
     p = &g;
                    Compiler assigns
                    variables to registers
                    a \rightarrow R0 p \rightarrow R2
                    b \rightarrow R1 \quad c \rightarrow R3
```

```
AREA | .text| , CODE, READONLY,
ALIGN=2
000002 2304
                MOVS R3,#4
000004
       2005
                MOVS R0,#5
                LDR R1, L1.24
000006 4904
                LDR R2, L1.28
800000
       4a04
000018
                L1.24
                      0xabcdef12
                DCD
                L1.28
00001C
                         q 3)
                DCD
AREA | | .data | | , DATA , ALIGN=2
                      0 \times 00000000
                DCD
```


<sup>1)</sup> Compiler translates b = 0xABCDEF12; to LDR R1, L1.24 Assembler then translates LDR R1, L1.24 to LDR R1, [PC, #0x10]

<sup>2)</sup> loads the address of g




- LDR (immediate) imm5 = 0<sup>1)</sup>
  - Indirect addressing → [...]
    - Rn → memory address
  - Only low registers








- LDR (immediate) general
  - Indirect addressing
    - Immediate offset <imm>
    - Offset range 0 124d (0x7C) <sup>1)</sup>
  - Only low registers








## LDR (register)

- Indirect addressing with offset register
  - offset = unsigned
- Only low registers







#### Examples

Content of R4, R5, R6 after execution?

```
AREA my_data, DATA, READWRITE

00000000 FEDCBA98 my_array DCD 0x11223344

00000004 55667788 DCD 0x55667788

00000008 99AABBCC DCD 0x99AABBCC
```

```
AREA
                          myCode, CODE, READONLY
                                                      Not content of my array,
                                                      but address of my_array
                   ; load base and offset registers
                                          ; load address of array
0000007C 4906
                  LDR
                          R1,=my array
                          R3,=0x08
0000007E 4B07
                  LDR
                  ; indirect addressing
00000080 680C
                  LDR
                         R4,[R1]
                                         ; base R1
                         R5,[R1,#0x04]; base R1, immediate offset
00000082 684D
                  LDR
                  LDR
                          R6,[R1,R3]; base R1, offset R3
00000084 58CE
```



## LDRB (register) / (immediate)

- Load Register Byte
- Register bits 31 to 8 set to zero

## LDRH (register) / (immediate)

- Load Register Half-word
- Register bits 31 to 16 set to zero

```
LDRB <Rt>,[<Rn>,<Rm>]
15 0
0 1 0 1 1 1 0 Rm Rn Rt

Rt = Byte[@(Rn+Rm)]
```

```
LDRH <Rt>,[<Rn>,#<imm>]

15

10001 imm5 Rn Rt

<imm> = imm5:0

Rt = Hw[@(Rn+imm5)]
```

```
LDRH <Rt>,[<Rn>,<Rm>]
15
0
0 1 0 1 1 0 1 Rm Rn Rt

Rt = Hw[@(Rn+Rm)]
```



#### LDRSB

- Load Register Signed Byte
- Sign extend
  - Register bits 31 to 8 set or reset depending on bit 7

#### LDRSH

- Load Register Signed Half-word
- Sign extend
  - Register bits 31 to 16 set or reset depending on bit 15

## Sign Extension

See slides on casting

```
LDRSB <Rt>,[<Rn>,<Rm>]

15
0
0 1 0 1 0 1 1 Rm Rn Rt


Rt = sign_extend(Byte[@(Rn+Rm)])


LDRSH <Rt>,[<Rn>,<Rm>]
```



## STR (immediate)

- Indirect addressing with immediate offset
  - Offset range 0 124d (0x7C) 1)
- Only low registers









## STR (register)

- Indirect addressing with offset register
  - Offset register → index
- Only low registers







## Example

data_arra	ay	AREA SPACE	progData2, DATA, 256	READWRITE	
000000A4	4904	LDR	R1,=CONST_C		
000000A6	4A05	LDR	R2,=CONST_D	store CON:	ST_C in memory at
000000A8	4B05	LDR	R3,=CONST_E	address of	
000000AA	<b>4F</b> 06	LDR	R7,=data_array		
00000AC	4E06	LDR	R6,=0x08		
000000AE	6039	STR	R1,[R7]	store CON	ST_D in memory at
000000B0	607A	STR	R2,[R7,#0x04]	address of	data_array + 0x04
000000B2	51BB	STR	R3,[R7,R6]		
000000B4	E00A	В	ldm_ex	store CONS	ST_E in memory at
000000B6	0000	ALIGN	4		data_array + 0x08
000000B8	CCCCCCC			addices of	data_array r oxoo
00000BC	DDDDDDDD				
0000000	EEEEEEE				
00000C4	0000000		storage space in literal	nool for address	of data array
000000C8	8000000		Storage space in literal	doctror address	or data_array



## STRB (immediate) / (register)

- Store Register Byte
- Low 8 bits of register stored

## STRH (immediate) / (register)

- Store Register Half-word
- Low 15 bits of register stored

```
STRB <Rt>,[<Rn>,<Rm>]
15 0
0 1 0 1 0 1 0 Rm Rn Rt

Byte[@(Rn+Rm)] = Rt(7:0)
```

```
STRH <Rt>,[<Rn>,#<imm>]

15

10000 imm5 Rn Rt

<imm> = imm5:0

Hw[@(Rn+<imm>] = Rt(15:0)
```

```
STRH <Rt>,[<Rn>,<Rm>]
15
0
0 1 0 1 0 0 1 Rm Rn Rt

Hw[@(Rn+Rm)] = Rt(15:0)
```

# Loading/Storing Multiple Registers



■ LDM <sup>1)</sup>

For information only

- Load Multiple Registers
- Rn: Base address

1) LDMIA (Load Multiple Increment After) and LDFM (Load Multiple from Full Descending stacks) are aliases for LDM

```
LDM <Rn>!,<registers>
LDM <Rn>,<registers>
15 0
11001 Rn reg_list

Registers in reg_list
are loaded from memory
starting at address in Rn
```

```
000000CC 4A06
                                  R2,=1dm const
                           LDR
                                  R2, \{R1, R2, R5-R7\}
000000CE CAE6
                           LDM
                                  ldm ex2
00000D0 E00C
00000D2 0000
                                                        Oxaaaa'aaaa
000000D4 AAAAAAA ldm const
                                                        0xBBBB'BBBB
                           DCD
                                  0xAAAAAAA
                                                        0xcccc'cccc
                                  0xBBBBBBBB
00000D8 BBBBBBB
                          DCD
                                                        0xDDDD'DDDD
00000DC CCCCCCC
                          DCD
                                  0xCCCCCCC
                                                      = 0xEEEE'EEEE
00000E0 DDDDDDDD
                                  0 \times DDDDDDDDDD
                          DCD
000000E4 EEEEEEEE
                           DCD
                                  0xeeeeeee
000000E8 00000000
```


# Loading/Storing Multiple Registers



■ STM <sup>1)</sup>

- For information only
- Store Multiple Registers
- Rn: Base address

1) STMIA (Store Multiple Increment After) and STMEA (Store Empty Ascending) are aliases for LDM



```
AREA
                               progData2, DATA, READWRITE
                      SPACE
                               256
data array
000000CE 4C01
                                       R4, =data array
                               LDR
                                       R4!, {R1,R2,R5-R7}
000000D0 C4E6
                               STM
000000D2 E001
                                        stm cont
                               В
000000D4 00000000
                                                    R1 → @data array
                                                     R2 \rightarrow @data array + 0x04
                                                     R5 \rightarrow @data array + 0x08
                                                     R6 \rightarrow @data array + 0x0C
                                                     R7 \rightarrow @data array + 0x10
```



## Array of Bytes

#### C-code



#### assembly

byte_array	
DCB	0xAA,0xBB,0xCC,0xDD
DCB	0xEE,0xFF

# address index 0x2001'0005 0xFF 0x2001'0004 0xEE 0x2001'0003 0xDD 0x2001'0002 0xCC 0x2001'0001 0xBB 0x2001'0000 0xAA




#### Array of Half-words

#### C-code



#### assembly

```
halfword_array
DCW 0x0011,0x2233
DCW 0x4455,0x6677
DCW 0x8899,0xAABB
```






#### Array of Words

#### C-code



#### assembly


word_array	DCD	0xFFEEDDCC
	DCD	0xBBAA9988
	DCD	$0 \times 77665544$
	DCD	0x33221100





## Accessing array elements

• element address = base address + element size • index



element sizes in bytes

- word 4

- half-word 2

- byte 1



#### Example: array access

#### C-Code

```
static uint8_t byte_array[] =
        \{0xAA, 0xBB, 0xCC, 0xDD,
         0xEE, 0xFF};
void access byte array(void)
    byte array[3] = 0x12;
```

- Load value to be stored into R0.
- 2 Load base address from label below 1)
- 3 Store R0 to base address plus offset

```
AREA | .data | , DATA
byte_array DCB 0xaa,0xbb
            DCB 0xcc, 0xdd
            DCB 0xee, 0xff
AREA | | .text| | , CODE , READONLY
access_byte_array
                    r0,#0x12
            MOVS
                    r1, L1.108
           LDR
                    r0,[r1,#3]
            STRB
|L1.108|
            DCD
                    byte array
```



#### Array access (word)

#### C-Code

- 1 Load literal from label → R0
- 2 Load base address from label → R1
- Store R0 to base address plus offset offset(0xC) = element size(4) \* index(3)

```
AREA | | .data | | , DATA
word array DCD
                    0xffeeddcc
                    0xbbaa9988
             DCD
             DCD
                    0 \times 77665544
             DCD
                    0 \times 33221100
AREA | .text| , CODE, READONLY
access word array
                    r0, L1.112
            LDR
                    r1, L1.116
            LDR
                    r0,[r1,#0xc]
            STR
L1.112
                    0xaabbccdd
             DCD
 L1.116
                    word array
             DCD
```

## The C Perspective: Pointer



#### Pointer and Address Operator

#### C-Code

```
void pointer_example(void)
{
    static uint32_t x;
    static uint32_t *xp;

    xp = &x;
    *xp = 0x0C;
}
```

- 1 Load address of  $x \rightarrow R0$
- 2 Load address of xp → R1
- 3 Store R0 (i.e. address of x) in xp variable (indirect memory access through R1)
- 4 Load immediate value 0x0C → R0
- Solution 5 Load content of xp → R1 i.e. address of x is now in R1
- 6 Store R0 at address given by R1

```
AREA | .data | , DATA
                     0 \times 00000000
            DCD
X
||\mathbf{q}\mathbf{x}||
            DCD
                     0 \times 00000000
AREA | .text| | , CODE , READONLY
pointer example
                    r0, L1.132
            LDR
                    r1, L1.136
            LDR
                    r0,[r1,#0]
            STR
            MOVS
                    r0,#0xc
            LDR
                    r1,[r1,#0]
            STR
                    r0,[r1,#0]
L1.132
            DCD
                     X
 L1.136
                     ||xp||
            DCD
```

# The C Perspective: Pointer



## Memory Mapped I/O

Write to LEDs on CT Board

#### C-Code

#### Assembly

```
AREA ||.text||, CODE, READONLY

LDR r0,|L1.216|
LDR r1,|L1.212|
STR r1,[r0, #0]

|L1.212| DCD 0x1A2B3C4D
|L1.216| DCD 0x60000100
```

## Conclusion



#### Data transfers

Register to Register

Loading Literals

Loading Data

Storing Data

MOV, MOVS

MOVS(immediate), LDR(literal)

LDR(immediate), LDR(register)

STR(immediate), STR(register)

#### Addressing Modes

PC Relative

Indirect Addressing

[PC, 0x12]

[R1], [R2,0x12], [R5,R6]

#### Arrays

- Element address = base address + element size index
- Accessed with data transfer instructions

#### Volatile

Use for accessing memory mapped items