

# DTP2\_VHDL\_0:



# Warm-up VHDL Inhalt von DTP1

- VHDL Block Description
  - Entity / Architecture / RTL Diagram
  - Ports / Signals / Process for FF or Reg- and Comb-Logic



# DTP2\_VHDL\_1:



## **Hierarchisches VHDL und Simulation**

- Aufbau Hierarchisches Design
  - Component Declaration and Instantiations
- Testbench
  - Device-Under-Test, Stimuli, Clock-Generator, Checks
- Simulation
  - Tools, Libraries und Script
- Mini-Übung
  - Analyse des Code Beispiels einfach\_schaltung.vhd
     (LAB1\_source\_files) und zeichnen des RTL Diagramms


Zürcher Hochschule für Angewandte Wissenschaften



# **Hierarchisches VHDL Design**

# **Hierarchisches Design**










# Hierarchisches VHDL Design oder Strukturale Modelierung



# Matroschka Puppe






Zürcher Fachhochschule

6





# Beispiel für ein Hierarchisches Design




Dieser Top Level Schaltplan soll durch VHDL Code ersetzt werden





# 1. Der Top Level erhält eine Entity




```
ENTITY top_level IS
 PORT (
                                  std_logic;
         clock
                           : IN
                                  std_logic;
        rst_n
                           : IN
                                  std_logic;
        start
                           : IN
                                  std_logic_vector(6 downto 0)
        segmente
                           : OUT
         );
END top_level ;
```





# 2. Der Top Level erhält eine Architektur mit Component Declarations





```
ARCHITECTURE struct OF top_level IS
        -- components and signals declaration
        COMPONENT hex2sevseq
        PORT( hexa i
                          : IN
                                 std_logic_vector(3 downto 0);
                          : OUT std_logic_vector(6 downto 0)
               seg_o
             );
         END COMPONENT;
        COMPONENT countdown
        PORT( clk,
                                           std_logic;
              reset_n
                                   : IN
                                           std logic;
               start i
                                   : IN
                                           std_logic_vector(3 downto 0)
               count_o
                                   : OUT
         END COMPONENT;
        SIGNAL count 2hexa
                                   : std_logic_vector(3 downto 0);
```

Zürcher Fachhochschule


BEGIN



## 3. Die Komponenten werden auf dem Top Level instanziiert



Instance = Realisierung einer Datengruppe



## Komplettes Beispiel einer Top Level Architektur

ARCHITECTURE struct OF top\_level IS



```
COMPONENT hex2sevseq
     PORT (
                : IN std logic vector(3 downto 0);
     hexa i
                 : OUT std_logic_vector(6 downto 0));
      seg_o
     END COMPONENT;
     COMPONENT countdown
     PORT( clk,reset_n: IN
                            std_logic;
                       : IN std_logic;
           start_i
                       : OUT std_logic_vector(3 downto 0));
           count_o
     END COMPONENT;
     SIGNAL count2hexa : std_logic_vector(3 downto 0);
BEGIN
 inst countdown 1: countdown
 PORT MAP (clk
                             clock,
           reset n
                       =>
                             rst_n,
           start i
                             start,
           count o => count2hexa
           );
inst_hex2sevenseg_1: hex2sevseg
  PORT MAP (hexa i
                             count 2 hexa,
           seg_o =>
                       segmente
           );
END struct;
    Zürcher Fachhochschule
```

# Übung1: Schaltplan der Hierarchie zeichnen

```
zh
```

```
LIBRARY IEEE;
USE IEEE.std logic 1164.ALL;
ENTITY dekoder einfach IS PORT (
    A: IN std_logic;
   B: IN std_logic;
   C: IN std logic;
   D: IN std_logic;
    Z: OUT std logic );
END dekoder_einfach ;
ARCHITECTURE structural OF dekoder einfach IS
    SIGNAL int1: std logic;
    COMPONENT nand2
        PORT ( in1, in2 : IN std logic;
                outp : OUT std_logic );
    END COMPONENT;
    COMPONENT and 3
        PORT ( in1,in2,in3 : IN std_logic;
                             : OUT std logic );
    END COMPONENT;
BEGIN
    inst1: nand2 PORT MAP (
        in1
                 => A,
        in2
                 => B,
        outp
                => int1
                          );
    inst2: and3 PORT MAP (
        in1
                => int1,
        in2
             => C,
        in3
                 => D_{r}
                 => Z );
        outp
END ARCHITECTURE structural;
```




# VHDL Simulation

#### Zürcher Hochschule für Angewandte Wissenschaften

# Simulatoren und Debugger Tool = Modelsim




#### Entity «Testbench»




# Testbench eine Stufe über Top\_Level













# Definition der zu testenden Komponente und Signale



top\_level\_testbench

```
ARCHITECTURE struct OF testbench_counter IS
COMPONENT top level
                               : IN std_logic;
          PORT( clock
                                      std_logic;
                rst_n
                               : IN
                                      std_logic;
                               : IN
                start
                                     std_logic_vector(6 downto 0));
                               : OUT
                segmente
          END COMPONENT;
                    tb_clock : std_logic;
          SIGNAL
                    tb_rst_n : std_logic;
          SIGNAL
                    tb_start : std_logic;
          SIGNAL
                    tb segmente
                                         : std logic vector(6 downto 0);
          SIGNAL
          CONSTANT clk halfp : time := 20 ns;
 Zürcher Fachhochschule
```



# Instanziierung von top\_level als Device Under Test (DUT)

```
top_level_testbench
```

#### **BEGIN**

# Erzeugung des Taktes für die Simulation





# **Einfache Generierung von Stimuli**

```
stimuli: PROCESS
        BEGIN
        tb_rst_n <= '0';
        tb_start <= '0';
        WAIT FOR 12 * clk_halfp;
        tb rst n <= '1';
        WAIT FOR 2 * clk_halfp;
        tb_start <= '1';
        WAIT FOR 2 * clk_halfp;
        tb_start <= '0';
        WAIT FOR 20 * clk_halfp;
        tb_start <= '1';
        WAIT FOR 2 * clk_halfp;
        tb start <= '0';
        WAIT;
        END PROCESS stimuli;
END struct;
```



### **Wait Statements**



#### Beispiele:

```
Wait until CLK= '1';
Wait for 10 nS;
Wait on A,B;
```

#### **WAIT Statements**



- WAIT Statements sind sequentielle Statements und dürfen nur im Prozess vorkommen
- Beim Ausführen des WAIT Statements wird der Process unterbrochen und die zugewiesenen Signale werden aktualisiert
- Nach Ausführen der WAIT Bedingung wird der Prozess an der Stelle fortgefahren, wo er unterbrochen wurde
- WAIT ist nicht synthetisierbar

#### Zürcher Hochschule für Angewandte Wissenschaften

#### **Assert Statement**



```
ASSERT condition REPORT string SEVERITY_level;

Falls "Condition" nicht erfüllt, wird ein Report generiert

Mögliche level sind: note warning ERROR failure (bricht Simulation ab)
```

#### Beispiele:

```
ASSERT (A = B) REPORT "A ungleich B" SEVERITY ERROR;

ASSERT false REPORT "Test programm beendet" SEVERITY note;
```

- "ASSERT" erlaubt bei einer bestimmten Bedingung im Simulationsprogramm einen Bericht auszugeben oder das Simulationsprogramm ganz zu stoppen.
- Assert wird bei der Synthese ignoriert.



# Beispiel: Testprogramm zum Austesten des bcd-gray Kodewandlers




Gibt nur eine Fehlermeldung aus, Beendet aber die Simulation nicht (falls sie hier failure einsetzen wird

die Simulation vorzeitig gestoppt und sie sehen die folgenden STIMULUS: process Simulationsergebnisse nicht mehr) begin bcd <= "000"; WAIT FOR 10 ns; ASSERT (gray = "000") REPORT "expected "000" " SEVERITY ERROR WAIT FOR 100 ns; bcd <= "111"; WAIT FOR 10 ns; ASSERT (gray = "100") REPORT "expected "100" " SEVERITY ERROR WAIT FOR 100 ns; ASSERT false REPORT " --- ALL TESTS PASS --- " SEVERITY failure; end process; Beendet die Simulation

# Testbench für Lab1- Aufgabe 1



#### testbench\_einfach\_schaltung





# Einfach\_Schaltung

```
-- Library & Use Statements
LIBRARY ieee;
USE ieee.std logic 1164.all;
-- Entity Declaration
ENTITY einfach schaltung IS
         PORT (
                   clock : in std logic;
                   reset_n : in std_logic;
                   data i : in std logic;
                   hold_i : in std_logic;
                   buff o : out std_logic
END einfach schaltung;
-- Architecture Declaration
ARCHITECTURE rtl OF einfach_schaltung IS
         -- Signals & Constants Declaration
SIGNAL buff, next buff : std logic ;
```

```
BEGIN
-- Process for combinatorial logic
comb_logic: PROCESS(ALL)
BEGIN
-- hold or update
          IF hold_i='1' THEN
                     next buff <= buff;</pre>
          ELSE
                     next buff <= data i;</pre>
          END IF;
END PROCESS comb logic;
-- Process for registers (flip-flops)
flip_flops : PROCESS(clock, reset_n)
BEGIN
          IF reset n = '0' THEN
          buff <= '0';
          ELSIF RISING_EDGE(clock) THEN
          buff <= next_buff ;</pre>
          END IF;
END PROCESS flip flops;
-- Concurrent Assignements
-- e.g. Assign outputs from
intermediatesignals
buff o <= buff;</pre>
```

# Testbench für Lab1- Aufgabe 1



```
-- Testbench-Code: testbench rsff.vhd
-- History: ...
-- Library & Use Statements
LIBRARY ieee;
USE ieee.std logic 1164.all;
-- Entity Declaration
ENTITY testbench einfach schaltung IS
END testbench einfach schaltung;
-- Architecture Declaration
ARCHITECTURE struct OF
testbench einfach schaltung IS
 -- Component Declaration
 COMPONENT einfach schaltung
 PORT ( clock : in std_logic;
         reset_n : in std_logic;
         data i : in std logic;
         hold i : in std_logic;
         buff o : out std logic );
   END COMPONENT einfach_schaltung;
-- Signals & Constants Declaration
 SIGNAL t clock : std logic;
                              : std logic;
 SIGNAL t reset n
 SIGNAL t data i : std logic;
 SIGNAL t hold i : std logic;
 SIGNAL t buff o : std logic;
 CONSTANT clk halfp : time := 0.5 us;
          Zürcher Fachhochschule
```

```
-- Begin Architecture
BEGIN
-- Instantiation DUT (Device under Test)
  dut: einfach schaltung
PORT MAP( clock => t clock,
         reset n => t reset n,
         data_i => t_data_i,
         hold_i => t_hold_i,
         buff o => t buff o );
-- Clock Generation Process (with wait)
clock gen: PROCESS
         BEGIN
         t clock <= '0';
         WAIT FOR clk halfp;
         t clock <= '1';
         WAIT FOR clk halfp;
END PROCESS clock gen;
```


## Testbench für Lab1- Aufgabe 1




```
-- Stimuli and Check Process (wait & ASSERT)
stimuli: PROCESS
BEGIN
-- initialize all inputs and activate reset n to initialize the DUT
t_reset_n <= '0'; t_data_i <= '1'; t_hold i <= '0';</pre>
WAIT FOR 10*clk halfp;
-- release reset n and wait 2 clock-periods
WAIT UNTIL t clock = '0';
t reset n
                    <= '1';
WAIT FOR 2*clk halfp;
-- since hold was not active, after clock rising edge check that buff o = data i
WAIT UNTIL t clock = '0';
ASSERT (t_buff_o = t_data_i) REPORT "TEST_1: buff_o not equal data_i" SEVERITY ERROR ;
WAIT FOR 2*clk halfp;
-- change data i and check that buff o follows
WAIT UNTIL t clock = '0';
t data i <= '0';
WAIT FOR 2*clk halfp;
Assert (t_buff_o = t_data_i) REPORT "TEST_2: buff_o not equal data_i" SEVERITY ERROR ;
-- now set hold and check that buff o do not -- follow data i changes
WAIT UNTIL
                    t clock = '0';
t hold i <= '1'; t data i <= '1';
WAIT FOR 2*clk halfp;
ASSERT (t_buff_o /= t_data_i) REPORT "TEST_3: buff_o equal data_i" SEVERITY ERROR ;
-- stop simulation
WAIT FOR 10*clk halfp;
ASSERT (FALSE) REPORT "Test programm beendet" SEVERITY FAILURE;
END PROCESS stimuli;
-- End Architecture
END structzürcher Fachhochschule
```

## **VHDL Simulator**
















```
# create work library
vlib work
                      Bildet Workverzeichniss "work"
# compile project files
vcom -2008 -explicit -work work ../../source/testbench einfach.vhd
vcom -2008 -explicit -work work ../../source/einfach.vhd
                             Compiliert VHDL und legt es im "work" ab
# run the simulation
vsim -t 1ns -lib work work. testbench einfach
                                                         Startet Simulator
do ../scripts/wave.do
                               Öffnet Waveform Betrachter
run 1800.0 ns
    Lässt Simulator für 1800 ns laufen
```

# **Simulator Starten**



#### Creating a new Project




# Time: 0 ns Iteration: 1 Instance: /top\_1
# Break key hit
VSIM(paused)> quit -sim
# reading C:/Modeltech\_pe\_edu\_10.2c/win32pe\_edu
VSIM(paused)> do ../scripts/compile.do


Simulation von Kommandozeile starten


# zh

#### **Waveform Window**




#### Add Wave





# **Library Window**







# **VHDL Templates**



- Block Design (RTL)
- Block Design (Hierarchical)
- Testbench (Hierarchical & Behavioural)





# Template \_ Block Design (RTL)

- -- Library & Use Statements -- Entity Declaration -- Architecture Declaration -- Signals & Constants Declaration -- Begin Architecture -- Process for combinatorial logic -- Process for registers (flip-flops) -- Concurrent Assignements -- e.g. Assign outputs from intermediate signals
  - -- Find the Chitecture

## **Template** \_ Block Design (Hierarchical)





- -- Library & Use Statements
- -- Entity Declaration
- -- Architecture Declaration
  - -- Components Declaration
  - -- Signals & Constants Declaration
- -- Begin Architecture

```
_____
```

-- Instantiation Block - 1

\_\_\_\_\_

-- Instantiation Block - 2 ...

\_\_\_\_\_

- -- Concurrent Assignments
- -- e.g. Assign outputs from intermediate signals

\_\_\_\_\_

-- End Architecture

# **Template** \_ **Testbench**

#### (Hierarchical & Behavioural)



- -- Library & Use Statements
- -- Entity Declaration
- -- Architecture Declaration
  - -- Component Declaration
  - -- Signals & Constants Declaration

-- Begin Architecture

nicht synthetisierbare Befehle

- -- Instantiation DUT (Device under Test)
- -- Clock Generation Process (with wait)
- -- Stimuli and Check Process (with wait & ASSERT)

-- End Architecture