

Test Benches

Matroschka Doll





Zürcher Fachhochschule


2

Zürcher Hochschule für Angewandte Wissenschaften

Test Bench for RAM




ram_tb.vhd



VHDL Simulator











```
ENTITY ram_64k IS
  PORT (
                           std_logic;
         clock
                  : IN
                           std_logic;
                  : IN
         wren
                           std_logic_vector(7 downto 0);
         data
                  : IN
                           std_logic_vector(7 downto 0)
         q
                  : OUT
         );
END ram_64k;
```



Test Bench: Component



ram_tb.vhd

```
ARCHITECTURE struct OF ram_tb IS
```


BEGIN



Test Bench: Test Signals



ram_tb.vhd



ARCHITECTURE struct OF ram_tb IS

```
COMPONENT top_level
                              : IN std_logic;
          PORT( clock
                                     std logic;
                              : IN
                rst n
                                     std_logic;
                start
                              : IN
                              : OUT std_logic_vector(6 downto 0));
                segmente
          END COMPONENT;
                                        : STD_LOGIC_VECTOR (15 DOWNTO 0);
                    address_sig
          SIGNAL
                    clock_sig
                                        : STD_LOGIC;
          SIGNAL
                    data_sig
                                        : STD_LOGIC_VECTOR (7 DOWNTO 0);
          SIGNAL
                    wren_sig
                                        : STD_LOGIC;
          SIGNAL
                    q_sig
                                        : STD LOGIC VECTOR (7 DOWNTO 0);
          SIGNAL
```

BEGIN




Test Bench: Component Instantiation



```
data_sig data[7..0] q[7..0]  q_sig wren sig address[15..0]  q_sig clock clock_sig
```

BEGIN



Test Bench: Clock Generation



Zürcher Hochschule für Angewandte Wissenschaften

Assert Statement



```
ASSERT condition REPORT string SEVERITY SEVERITY_level;

Falls "Condition" nicht erfüllt, wird ein Report generiert

Mögliche level sind:
note
warning
ERROR
failure (bricht Simulation ab)
```

Beispiele:

```
ASSERT (A = B) REPORT "A ungleich B" SEVERITY ERROR;

ASSERT false REPORT "Test programm beendet" SEVERITY note;
```

- "ASSERT" erlaubt bei einer bestimmten Bedingung im Simulationsprogramm einen Bericht auszugeben oder das Simulationsprogramm ganz zu stoppen.
- Assert wird bei der Synthese ignoriert.





Gibt nur eine Fehlermeldung aus, Beendet aber die Simulation nicht (falls sie hier failure einsetzen wird

Example: Program to test bcd-gray converter

die Simulation vorzeitig gestoppt und sie sehen die folgenden STIMULUS: process Simulationsergebnisse nicht mehr) begin bcd <= "000"; WAIT FOR 10 ns; ASSERT (gray = "000") REPORT "expected "000" " SEVERITY/ERROR WAIT FOR 100 ns; bcd <= "111"; WAIT FOR 10 ns; ASSERT (gray = "100") REPORT "expected "100" " SEVERITY ERROR WAIT FOR 100 ns; ASSERT false REPORT " --- ALL TESTS PASS --- " SEVERITY failure; end process; Beendet die Simulation



Text File Based Simulation

Test Plan



- At the time of specification, also write a test plan
- Before you write a test bench, you must have a test plan
- Best is, if someone else, but the designer writes test plan

No.	Test Fall	Ausgangslage:	Erwartetes Ergebnis:
1	Addition ohne Überlauf	CI= 0, x= 00000002, y= 00000002	sum=4, CO=0
2	Addition mit Überlauf	CI= 0, $x= 0xffffffff$, $y= 00000001$	sum=0x00000000, CO = 1




Text Based Test Command File

CI	Summand1	Summand2	Sum	CO
0	0000001	00000001	00000002	0
0	00000002	00000002	00000004	0
0	00000004	00000004	00000008	0
0	FFFFFFFF	FFFFFFFF	FFFFFFE	1
0	0000AAAA	AAAA0000	AAAAAAA	0
0	158D7129	E4C28B56	FA4FFC7F	0
1	00000001	00000001	0000003	0

Textfile based Test Vectors





Entity of Testbench



std.textio.all is needed to read text files

```
library ieee;
use ieee.std_logic_1164.all;
use work.all;
use std.textio.all;
use work.std_logic_textio.all;
```

Testbench Entity has no I/O

```
entity adder32_tb is
end adder32_tb;
```

Testbench Entity is Top Level





Variables used in the following examples

File «variable» of Type «Text»

```
readcmd: PROCESS
FILE cmdfile:
                           -- Define the file 'handle'
FILE outfile:
                           -- Define the file 'handle'
VARIABLE line in, line out: Line; -- Line buffers
VARIABLE good: boolean;
                         -- Status of the read operations
VARIABLE reset n ti: std logic
VARIABLE hcount ti: integer;
                                       Variables of Type «Line»
VARIABLE hsync_ti: std_logic;
                                       for temporal storage of lines
VARIABLE vcount ti: integer;
VARIABLE vsync ti: std logic;
CONSTANT hline_length: integer := 1344;
BEGIN
```



Command Files Include Vectors and Results

CI	Summand1	Summand2	Sum (O
0	0000001	00000001	00000002	2 0
0	00000002	00000002	00000004	. 0
0	00000004	00000004	00000008	0
0	FFFFFFFF	FFFFFFFF	FFFFFFFE	1
0	0000AAAA	AAAA0000	AAAAAAAA	0
0	158D7129	E4C28B56	FA4FFC7F	0
1	0000001	00000001	0000003	0

VHDL command: FILE_OPEN VHDL command: readline



Name and path to text file

```
FILE_OPEN(cmdfile, "testcase_1_video_contr.dat", READ_MODE);
FILE OPEN(outfile, "testcase 1 results.dat", WRITE MODE)
                                                        Open file for read
      LOOP
                                                        or write mode
             IF endfile(cmdfile) then -- Check EOF
                 assert false
                     report "End of test case encountered; exiting."
                     severity NOTE;
                 EXIT;
                       Read a line from file and fill buffer «line_in»
            END IF;
        readline(cmdfile, line in);
                                         -- Read a line from the file
        NEXT WHEN line in'length = 0; -- Skip empty lines
```

VHDL command read oder hread (vector)



```
Variable reset n ti
              is loaded with
                                       Variable «good» is set
              arg1 of line
                                       when read successfull
Linebuffer
read(line_in,reset_n_ti,good);-- Read the reset_n inp
       assert good
       report "Text I/O read error"
       severity ERROR;
read(line_in,hcount_ti,good);
       assert good
         report "Text I/O read error"
          severity ERROR;
                                           Variable hcount_ti
                                          is loaded with
                                          arg 2 of line
```





VHDL Command write oder hwrite (vector)

```
wait until falling edge(clk);
              cin <= CT;
              x \ll A;
                          Fill Buffer «line_out» with string «Test passed»
              y <= B;
                             -- Give the dircuit time to stabilize
       if (sum = S) then
              write(line_out,string'("Test passed:"));
       else
              write(line_out,string'("Test FAILED:"));
       end if;
                        Fill Buffer «line_out» with Variable «sum»
       hwrite(line out, sum, RIGHT, 9);
       end loop;
   wait;
             Write data from Buffer «line_out»
end process;
```





Output Data in File


```
testexecution: PROCESS
FILE outfile: TEXT; -- Define the file 'handle'
VARIABLE line_out: Line; -- Line buffers
BEGIN
FILE_OPEN(outfile, "testcase_1_results.dat", WRITE_MODE);
        LOOP
        write(line_out, string'(integer'image(lincnt)));
        write(line_out, string'("Reset Sync polarity wrong"));
        writeline(outfile,line_out);
        END LOOP;
WAIT;
END PROCESS;
                               Writes Output to Transcript Window
Alternativ: writeline(OUTPUT, line_out);
```

Output Result



File Structure for Simulation






Start Simulator



Creating a new Project




Time: 0 ns Iteration: 1 Instance: /top_1
Break key hit
VSIM(paused)> quit -sim
reading C:/Modeltech_pe_edu_10.2c/win32pe_edu
VSIM(paused)> do ../scripts/compile.do


Simulation von Kommandozeile starten


zh

Waveform Window



Add Wave





Library Window



