

MIPS Reference Data



CORE INSTRUCTI					OPCODE
NAME, MNEMO		FOR- Mat	OPERATION (in Verilog)		/ FUNCT (Hex)
Add	add	R	R[rd] = R[rs] + R[rt]	(1)	0 / 20 _{bex}
Add Immediate	addi	Ι	R[rt] = R[rs] + SignExtImm	(1,2)	8 _{hex}
Add Imm. Unsigned		Ι	R[rt] = R[rs] + SignExtImm	(2)	9 _{hex}
Add Unsigned	addu	R	R[rd] = R[rs] + R[rt]		0 / 21 _{hex}
And	and	R	R[rd] = R[rs] & R[rt]		0 / 24 _{hex}
And Immediate	andi	Ι	R[rt] = R[rs] & ZeroExtImm	(3)	c _{hex}
Branch On Equal	beq	I	if(R[rs]==R[rt]) PC=PC+4+BranchAddr	(4)	$4_{\rm hex}$
Branch On Not Equal	bne	I	if(R[rs]!=R[rt]) PC=PC+4+BranchAddr	(4)	$5_{\rm hex}$
Jump	j	J	PC=JumpAddr	(5)	2_{hex}
Jump And Link	jal	J	R[31]=PC+8;PC=JumpAddr	(5)	3_{hex}
Jump Register	jr	R	PC=R[rs]		$0/08_{hex}$
Load Byte Unsigned	lbu	Ι	R[rt]={24'b0,M[R[rs] +SignExtImm](7:0)}	(2)	24_{hex}
Load Halfword Unsigned	lhu	I	$R[rt]=\{16^{\circ}b0,M[R[rs] + SignExtImm](15:0)\}$	(2)	$25_{_{hex}}$
Load Linked	11	I	R[rt] = M[R[rs] + SignExtImm]	(2,7)	30_{hex}
Load Upper Imm.	lui	I	$R[rt] = \{imm, 16'b0\}$		f_{hex}
Load Word	lw	I	R[rt] = M[R[rs] + SignExtImm]	(2)	23_{bex}
Nor	nor	R	$R[rd] = \sim (R[rs] \mid R[rt])$		0 / 27 _{hex}
Or	or	R	$R[rd] = R[rs] \mid R[rt]$		$0/25_{hex}$
Or Immediate	ori	I	$R[rt] = R[rs] \mid ZeroExtImm$	(3)	
Set Less Than	slt	R	R[rd] = (R[rs] < R[rt]) ? 1 : 0		$0/2a_{hex}$
Set Less Than Imm.	slti	I	R[rt] = (R[rs] < SignExtImm)? 1	:0(2)	a_{hex}
Set Less Than Imm. Unsigned	sltiu	Ι	R[rt] = (R[rs] < SignExtImm) ? 1:0	(2,6)	$\boldsymbol{b}_{\scriptscriptstyle hex}$
Set Less Than Unsig.	sltu	R	R[rd] = (R[rs] < R[rt]) ? 1 : 0	(6)	0 / 2b _{hex}
Shift Left Logical	sll	R	$R[rd] = R[rt] \ll shamt$		0 / 00 _{hex}
Shift Right Logical	srl	R	R[rd] = R[rt] >>> shamt		0 / 02 _{hex}
Store Byte	sb	I	M[R[rs]+SignExtImm](7:0) = R[rt](7:0)	(2)	28_{hex}
Store Conditional	sc	Ι	M[R[rs]+SignExtImm] = R[rt]; R[rt] = (atomic) ? 1 : 0	(2,7)	38_{hex}
Store Halfword	sh	I	M[R[rs]+SignExtImm](15:0) = R[rt](15:0)	(2)	29_{hex}
Store Word	sw	Ι	M[R[rs] + SignExtImm] = R[rt]	(2)	
Subtract	sub	R	R[rd] = R[rs] - R[rt]	(1)	
Subtract Unsigned	subu	R	R[rd] = R[rs] - R[rt]		0 / 23 _{hex}

- (1) May cause overflow exception (2) SignExtImm = { 16{immediate[15]}, immediate }
- (3) ZeroExtImm = { 16{lb'0}, immediate } (4) BranchAddr = { 14{immediate[15]}, immediate, 2'b0 } (5) JumpAddr = { PC+4[31:28], address, 2'b0 }
- (6) Operands considered unsigned numbers (vs. 2's comp.) (7) Atomic test&set pair; R[rt] = 1 if pair atomic, 0 if not atomic

BASIC INSTRUCTION FORMATS

R	opcode	rs	rt	rd	shamt	funct
	31 26	25 21	20 16	15 11	10 6	5 0
I	opcode	rs	rt		immediate	2
	31 26	25 21	20 16	15		0
J	opcode			address		
	31 26	25				0
_						_

ARITHMETIC CORE INSTRUCTION SET

			(a)	/FMT/FT
	1	OR-	-	/FUNCT
NAME, MNEMO		MAT		(Hex)
Branch On FP True		FI	if(FPcond)PC=PC+4+BranchAddr (4)	11/8/1/
Branch On FP False	bc1f	FI	if(! FPcond)PC=PC+4+BranchAddr (4)	11/8/0/
Divide	div	R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt]	0//-1a
Divide Unsigned	divu	R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt] (6)	0///1b
FP Add Single	add.s	FR	F[fd] = F[fs] + F[ft]	11/10//0
FP Add Double	add.d	FR	${F[fd],F[fd+l]} = {F[fs],F[fs+l]} + {F[ft],F[ft+l]}$	11/11//0
FP Compare Single	c.x.s*	FR	FPcond = (F[fs] op F[ft])? 1:0	11/10//y
FP Compare			$FPcond = (\{F[fs], F[fs+1]\} op$,
Double	c.x.d*	FR	$\{F[ft],F[ft+l]\}$)? 1:0	11/11// <i>y</i>
* (x is eq, lt, o	rle) (d	p is	==, <, or <=) (y is 32, 3c, or 3e)	
FP Divide Single	div.s	FR	F[fd] = F[fs] / F[ft]	11/10//3
FP Divide	div.d	FR	${F[fd],F[fd+l]} = {F[fs],F[fs+l]}/$	11/11//3
Double		ED	{F[ft],F[ft+l]}	11/10//2
FP Multiply Single	mul.s	FR	F[fd] = F[fs] * F[ft]	11/10//2
FP Multiply Double	mul.d	FR	${F[fd],F[fd+l]} = {F[fs],F[fs+l]} * {F[ft],F[ft+l]}$	11/11//2
FP Subtract Single	sub.s	FR	F[fd]=F[fs] - F[ft]	11/10//1
FP Subtract			$\{F[fd], F[fd+l]\} = \{F[fs], F[fs+l]\}$	11/11/ /1
Double	sub.d	FR	{F[ft],F[ft+1]}	11/11//1
Load FP Single	lwc1	I	F[rt]=M[R[rs]+SignExtImm] (2)	31//
Load FP	ldc1	Ι	$F[rt]=M[R[rs]+SignExtImm]; \qquad (2)$	35//
Double		R	F[rt+l]=M[R[rs]+SignExtImm+4]	0///10
Move From Hi Move From Lo	mfhi mflo	R	R[rd] = Hi R[rd] = Lo	0///10
Move From Control		R		10/0//0
	mult	R	R[rd] = CR[rs]	0///18
Multiply	multu	R	$ {Hi,Lo} = R[rs] * R[rt] {Hi,Lo} = R[rs] * R[rt] $ (6)	
Multiply Unsigned		R		0///3
Shift Right Arith.	sra	I	R[rd] = R[rt] >> shamt $M[R[red] + Sign Fart[rem 1] - F[rt] $ (2)	
Store FP Single Store FP	swc1	1	M[R[rs]+SignExtImm] = F[rt] (2) M[R[rs]+SignExtImm] = F[rt]; (2)	
Double	sdcl	Ι	M[R[rs]+SignExtImm] = F[rt]; (2) M[R[rs]+SignExtImm+4] = F[rt+1]	3d//
Double			M[K[15] + SIGHEXHIIIII + 4] = F[K+1]	

OPCODE

FLOATING-POINT INSTRUCTION FORMATS


FR	opcode	fmt	ft	fs	fd	funct
	31 26	25 21	20 16	15 11	10 6	5 0
FI	opcode	fmt	ft		immediate	2
	31 26	25 21	20 16	15		0

PSEUDOINSTRUCTION SET

NAME	MNEMONIC	OPERATION
Branch Less Than	blt	if(R[rs] < R[rt]) PC = Label
Branch Greater Than	bgt	if(R[rs]>R[rt]) PC = Label
Branch Less Than or Equal	ble	$if(R[rs] \le R[rt]) PC = Label$
Branch Greater Than or Equal	bge	if(R[rs]>=R[rt]) PC = Label
Load Immediate	li	R[rd] = immediate
Move	move	R[rd] = R[rs]

REGISTER NAME, NUMBER, USE, CALL CONVENTION

NAME	NUMBER	USE	PRESERVED ACROSS A CALL?
\$zero	0	The Constant Value 0	N.A.
\$at	1	Assembler Temporary	No
\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No
\$a0-\$a3	4-7	Arguments	No
\$t0-\$t7	8-15	Temporaries	No
\$s0-\$s7	16-23	Saved Temporaries	Yes
\$t8-\$t9	24-25	Temporaries	No
\$k0-\$kl	26-27	Reserved for OS Kernel	No
\$gp	28	Global Pointer	Yes
\$sp	29	Stack Pointer	Yes
\$fp	30	Frame Pointer	Yes
\$ra	31	Return Address	Yes







31:26) (5:0) (5:0) mal mal acter mal mal acter mal mal acter mal sub mal sub mal sub mal mal acter m			E CONVER	SION, A	SCII	SYMB	OLS		(3)	
Sample S					Deci-	Hexa-	ASCII	Deci-		
Size				Binary		deci-	Citai-		deci-	
Substrain Subs										actei
	(1)	SII								
Salar Sala	4	arl								
See										
Second Strict S								_		
Segrat Srav mos/f 00 0110 6	_	SIIV								
Secondaria Sec		awlar								
Second State Seco										
Second S			neg.j					_		
Siti										
Seltiu Movn Work Work					-					
Syscall round.wf 00 1100 12 c FF 76 4c L							VT			
Dreak trunc.w.f coil.w.f										
Company Comp	ori									
Sync floor.wf 00 1111 15 f SI 79 4f O	xori	DICUM								
mfhi	lui	sync								
Mathimatic Mat		-	11001.W.J							
	(2)									
mtlo movn 01001 19	(2)	mflo	movz f							
01 0100 20							DC3			
01010 21 15 NAK 85 55 U 010110 22 16 SYN 86 56 V 010111 23 17 ETB 87 57 W Multu 011000 24 18 CAN 88 58 X Multu 011001 25 19 EM 89 59 Y Multu 011010 26 18 SUB 90 5a Z Canal 10101 27 1b ESC 91 5b E Multu 011010 28 1c FS 92 5c V Multu 011010 28 1c FS 92 5c V Multu 10110 28 1c FS 92 5c V Multu 10110 28 1c FS 92 5c V Multu 10010 30 1c RS 94 5c ^										
multu										
Color Colo		mult								
				01 1001	25	19		89	59	
011100 28				01 1010	26	la				Z
Description		divu		01 1011	27	lb				[
O1 1110 30 le RS 94 5e No O1 1111 31 lf US 95 5f Secondary Seconda										
Second Content Conte						1d]
Second S										Λ
th lad addu law sub cvt.df 10 0001 33 21 1 97 61 a 10 0001 34 22 " 98 62 b 10 100011 35 23 # 99 63 c 100011 35 23 # 99 63 c 100011 37 25 % 101 65 e 10 10 101 37 25 % 101 65 e 10 10 11 39 27 ' 103 67 g 10 011 39 27 ' 103 67 g 10 01 10 01 10 10 10 10 10 10 10 10 10									5f	_
1	lb		cvt.s.f	10 0000			Space	96	60	'
100011 35 23			cvt.d.f				-!	97		
Lbu and cvt.wf 100100 36 24 \$ 100 64 d 100101 37 25 % 101 65 65 100101 37 25 % 101 65 65 100101 38 26 & 102 66 f 100101 39 27 % 103 67 g 100101 42 20 % 106 60 60 j 100101 42 20 % 106 60 j 100101 43 2b + 107 6b k 100101 43 2b + 107 6b k 100101 45 2d - 109 6d m 100101 45 2d - 109 6d m 100001 46 2c .00000 1000000 100000000000000000								98		
Thu										
10 0110 38 26 8 102 66 f 10 0110 38 27 103 67 g 10 10011 39 27 103 67 g 10 10 1001 40 28 10 10 1001 41 29 10 105 69 i 10 1001 41 29 10 105 69 i 10 1001 41 29 10 105 69 i 10 1001 41 20 10 100 66 g i 10 1001 42 2 g * 106 6a i 10 1001 42 2 g * 106 6a i 10 1001 45 2 g 10 100 60 i 10 100 60 60 60 i 10 100 60 60 60 60 60 60 60 60 60 60 60 60 6			cvt.w.f							
10 10 10 10 10 10 10 10										
10 1000 40 28 (104 68 h	T ** T						ŏ,			
Second S	ah	1101					- (
Saw Sit 10 1010 42 2a * 106 6a j										
Sew Situ 10 1011 43 2b + 107 6b k		slt) *			
10 1100 44 2c 108 6c 1	SW						+			
10 110 45 2d - 109 6d m										
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$										
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	swr									
Light Ligh	cache			10 1111	47	2 <i>f</i>	/	111	6 <i>f</i>	0
Sec C. seg f 11 0010 50 32 2 114 72 72 73 73 74 74 75 75 75 75 75 75	11	tge	c.f.f	11 0000	48	30	0	112	7 0	P
Comparison										
teq c.oltf 110100 52 34 4 116 74 t c.ultf 110101 53 35 5 117 75 u c.ultf 110101 53 35 5 117 75 u c.ultf 110101 53 35 5 117 75 u c.ultf 110111 55 37 7 119 77 w c.ultf 110111 55 37 7 119 77 w c.ultf 110101 57 39 9 121 79 y c.ultf 110101 57 39 9 121 79 y c.ultf 110101 57 39 121 79 y c.ultf 110101 57 39 30 ; 123 7b { c.ngl.f 11101 59 3b ; 123 7b { c.ngl.f 11101 60 3c < 124 7c c.nge.f 11101 61 3d = 125 7d } c.nge.f 11101 62 3e > 126 7e ~										
ddcl	prei	tltu	c.ueq.f	11 0011	51	33	3	115	73	s
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		teq								t
C.ulef 110111 55 37 7 119 77 w	idc1		c.ult. f							
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	1dc2	tne								•
Swc2 C.ngle 11 1001 57 39 9 121 79 y			c.ule.f							W
swc1 c.ngle.f 11 1001 57 39 9 121 79 y c.seq.f 11 1010 58 3a : 122 7a z c.ngl.f 11 1011 59 3b ; 123 7b { c.lt.f 11 1100 60 3c < 124 7c c.nge.f 11 110 61 3d = 125 7d } sdc2 c.le.f 11 1110 62 3e > 126 7e ~	sc									X
	swc1		c.ngle.f				-			
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	swc2									
gdcl c.nge.f 11 1101 61 3d = 125 7d } gdc2 c.le.f 11 1110 62 3e > 126 7e ~				11 1011	59	3b	;	123		{
sdc1			c.lt.f	11 1100	60	3c	<	124	7c	
c.le.f 11 1110 62 3e > 126 7e ~	sdcl			11 1101	61			125	7d	
. (11 1111 (2 2) 1 12E EC DET	sdc2			11 1110		3e		126	7e	~
c.ngt.f 11 1111 63 3f			c.ngt.f	11 1111	63	3 <i>f</i>	?	127	7f	DEL

(1) opcode) 31:26) == 0


IEEE 754 FLOATING-POINT STANDARD

 $(-1)^S \times (1 + Fraction) \times 2^{(Exponent - Bias)}$ where Single Precision Bias = 127, Double Precision Bias = 1023

IEEE Single Precision and Double Precision Formats:

IEEE 754 Symbols											
Exponent	Fraction	Object									
0	0	± 0									
0	≠ 0	± Denorm									
1 to MAX - 1	anything	± F1. Pt. Num.									
MAX	0	± ∞									
MAX	≠ 0	NaN									
S.P. $MAX = 2$	255, D.P. N	MAX = 2047									





DATA ALIGNMENT

Double Word										
	Wo	ord		Word						
Half	word	Half	word	Half	word	Halfword				
Byte Byte		Byte	Byte	Byte Byte		Byte	Byte			

Value of three least significant bits of byte address (Big Endian)

EXCEPTION CONTROL REGISTERS: CAUSE AND STATUS

EF HON CONTROL REGISTERS. CAUSE AND STATES												
	В			Interrupt			Е	хсер	tion	П		
	D			Mask				Coc	le	- 1		
	31		15		8		6			2		
				Pending				U			Е	Ι
				Interrupt				M			L	Е
			15		Q			- 4			1	_

BD = Branch Delay, UM = User Mode, EL = Exception Level, \overrightarrow{IE} = Interrupt Enable **EXCEPTION CODES**

Numbe	r Name	Cause of Exception	Numbe	r Name	Cause of Exception
0	Int	Interrupt (hardware)	9	Вр	Breakpoint Exception
4	AdEL	Address Error Exception (load or instruction fetch)	10	RI	Reserved Instruction Exception
5	AdES	Address Error Exception (store)	11	CpU	Coprocessor Unimplemented
6	IBE	Bus Error on Instruction Fetch	12	Ov	Arithmetic Overflow Exception
7	DBE	Bus Error on Load or Store	13	Tr	Trap
8	Sys	Syscall Exception	15	FPE	Floating Point Exception

SIZE PREFIXES

-												
	SIZE	PREFIX	SYMBOL	SIZE	PREFIX	SYMBOL	SIZE	PREFIX	SYMBOL	SIZE	PREFIX	SYMBOL
	1000¹	Kilo-	K	210	Kibi-	Ki	1000°	Exa-	E	250	Exbi-	Ei
	1000²	Mega-	M	220	Mebi-	Mi	1000 ⁷	Zetta-	z	270	Zebi-	Zi
	10003	Giga-	G	230	Gibi-	Gi	1000s	Yotta-	Y	250	Yobi-	Yi
	1000 ⁴	Tera-	T	240	Tebi-	Ti	1000°	Ronna-	R	290	Robi-	Ri
	1000 ⁵	Peta-	P	250	Pebi-	Pi	100010	Quecca-	Q	2100	Quebi-	Qi



⁽²⁾ opcode(31:26) == 17_{ten} (11_{hex}); if fmt(25:21)== 16_{ten} (10_{hex}) f = s (single); if fmt(25:21)== 17_{ten} (11_{hex}) f = d (double)

^{© 2021} by Elsevier Inc. All rights reserved. From Patterson and Hennessy, Computer Organization and Design, 6th ed.